May 11, 2006 S29WS-J_00_A6 S29WS128J/064J 83
Data Sheet
Notes:
1. PA = Program Address, PD = Program Data, VA = Valid Address for reading status bits.
2. “In progress” and “complete” refer to status of program operation.
3. A22–A12 are don’t care during command sequence unlock cycles.
4. Addresses are latched on the first of either the rising edge of AVD# or the active edge of CLK.
5. Either CE# or AVD# is required to go from low to high in between programming command sequences.
6. The Synchronous programming operation is dependent of the Set Device Read Mode bit in the Configuration Register. The
Configuration Register must be set to the Synchronous Read Mode.
Figure 25. Synchronous Program Operation Timings: WE# Latched Addresses
OE#
CE#
Data
Addresses
AVD#
WE#
CLK
V
CC
555h
PD
t
WC
t
WPH
t
WP
PA
t
VCS
t
DH
t
CH
In
Progress
t
WHWH1
VA
Complete
VA
Program Command Sequence (last two cycles) Read Status Data
t
DS
t
AVDP
A0h
t
ACS
t
CAS
t
AH
t
AVCH
t
CSW
t
AVSW
