• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • WS064J0SBFW00 PDF文件及第57页内容在线浏览

WS064J0SBFW00

WS064J0SBFW00首页预览图
型号: WS064J0SBFW00
PDF文件:
  • WS064J0SBFW00 PDF文件
  • WS064J0SBFW00 PDF在线浏览
功能描述: 128/64 Megabit (8/4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
PDF文件大小: 2245.3 Kbytes
PDF页数: 共97页
制造商: SPANSION[SPANSION]
制造商LOGO: SPANSION[SPANSION] LOGO
制造商网址: http://www.spansion.com
捡单宝WS064J0SBFW00
PDF页面索引
120%
May 11, 2006 S29WS-J_00_A6 S29WS128J/064J 57
Data Sheet
Password Program Command
The Password Program Command permits programming the password that is used as part of the
hardware protection scheme. The actual password is 64-bits long. 4 Password Program com
-
mands are required to program the password. The user must enter the unlock cycle, password
program command (38h) and the program address/data for each portion of the password when
programming. There are no provisions for entering the 2-cycle unlock cycle, the password pro
-
gram command, and all the password data. There is no special addressing order required for
programming the password. Also, when the password is undergoing programming, Simultaneous
Operation is disabled. Read operations to any memory location will return the programming status
except DQ7. Once programming is complete, the user must issue a Read/Reset command to the
device to normal operation. Once the Password is written and verified, the Password Mode Locking
Bit must be set in order to prevent verification. The Password Program Command is only capable
of programming “0”s. Programming a “1” after a cell is programmed as a “0” results in a time-
out by the Embedded Program Algorithm™ with the cell remaining as a “0”. The password is all
F’s when shipped from the factory. All 64-bit password combinations are valid as a password.
Password Verify Command
The Password Verify Command is used to verify the Password. The Password is verifiable only
when the Password Mode Locking Bit is not programmed. If the Password Mode Locking Bit is pro
-
grammed and the user attempts to verify the Password, the device will always drive all F’s onto
the DQ data bus.
Also, the device will not operate in Simultaneous Operation when the Password Verify command
is executed. Only the password is returned regardless of the bank address. The lower two address
bits (A1–A0) are valid during the Password Verify. Writing the Secured Silicon Exit command re
-
turns the device back to normal operation.
Password Protection Mode Locking Bit Program Command
The Password Protection Mode Locking Bit Program Command programs the Password Protection
Mode Locking Bit, which prevents further verifies or updates to the password. Once programmed,
the Password Protection Mode Locking Bit cannot be erased and the Persistent Protection Mode
Locking Bit program circuitry is disabled, thereby forcing the device to remain in the Password
Protection Mode. After issuing “PL/68h” at the fourth bus cycle, the device requires a time out
period of approximately 150
µs
for programming the Password Protection Mode Locking Bit. Then
by writing “PL/48h” at the fifth bus cycle, the device outputs verify data at DQ0. If DQ0 = 1, then
the Password Protection Mode Locking Bit is programmed. If not, the system must repeat this
program sequence from the fourth cycle of “PL/68h”. Exiting the Password Protection Mode Lock
-
ing Bit Program command is accomplished by writing the Secured Silicon Sector Exit command
or Read/Reset command.
Persistent Sector Protection Mode Locking Bit Program Command
The Persistent Sector Protection Mode Locking Bit Program Command programs the Persistent
Sector Protection Mode Locking Bit, which prevents the Password Mode Locking Bit from ever
being programmed. By disabling the program circuitry of the Password Mode Locking Bit, the de
-
vice is forced to remain in the Persistent Sector Protection mode of operation, once this bit is set.
After issuing “SL/68h” at the fourth bus cycle, the device requires a time out period of approxi
-
mately 150
µs
for programming the Persistent Protect ion Mode Locking Bit. Then by writ ing
“SMPL/48h” at the fifth bus cycle, the device outputs verify data at DQ0. If DQ0 = 1, then the
Persistent Protection Mode Locking Bit is programmed. If not, the system must repeat this pro
-
gram sequence from the fourth cycle of “PL/68h”. Exiting the Persistent Protection Mode Locking
Bit Program command is accomplished by writing the Secured Silicon Sector Exit command or
Read/Reset command.
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价