• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • WS064J0SBFW00 PDF文件及第48页内容在线浏览

WS064J0SBFW00

WS064J0SBFW00首页预览图
型号: WS064J0SBFW00
PDF文件:
  • WS064J0SBFW00 PDF文件
  • WS064J0SBFW00 PDF在线浏览
功能描述: 128/64 Megabit (8/4 M x 16-Bit) CMOS 1.8 Volt-only Simultaneous Read/Write, Burst Mode Flash Memory
PDF文件大小: 2245.3 Kbytes
PDF页数: 共97页
制造商: SPANSION[SPANSION]
制造商LOGO: SPANSION[SPANSION] LOGO
制造商网址: http://www.spansion.com
捡单宝WS064J0SBFW00
PDF页面索引
120%
48 S29WS128J/064J S29WS-J_00_A6 May 11, 2006
Data Sheet
Figure 4. Synchronous/Asynchronous State Diagram
Read Mode Setting
On power-up or hardware reset, the device is set to be in asynchronous read mode. This setting
allows the system to enable or disable burst mode during system operations. Address A19 deter
-
mines this setting: “1” for asynchronous mode, “0” for synchronous mode.
Programmable Wait State Configuration
The programmable wait state feature informs the device of the number of clock cycles that must
elapse after AVD# is driven active before data will be available. This value is determined by the
input frequency of the device. Address bits A14–A12 determine the setting (see
Tab le 14, “Pro-
grammable Wait State Settings,” on page 49).
The wait state command sequence instructs the device to set a particular number of clock cycles
for the initial access in burst mode. The number of wait states that should be programmed into
the device is directly related to the clock frequency.
Power-up/
Hardware Reset
Asynchronous Read
Mode Only
Synchronous Read
Mode Only
Set Burst Mode
Configuration Register
Command for
Synchronous Mode
(A19 = 0)
Set Burst Mode
Configuration Register
Command for
Asynchronous Mode
(A19 = 1)
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价