• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • QT60240-ISG PDF文件及第12页内容在线浏览

QT60240-ISG

QT60240-ISG首页预览图
型号: QT60240-ISG
PDF文件:
  • QT60240-ISG PDF文件
  • QT60240-ISG PDF在线浏览
功能描述: 16 AND 24 KEY QMATRIX TOUCH SENSOR ICs
PDF文件大小: 609.68 Kbytes
PDF页数: 共26页
制造商: QUANTUM[Quantum Research Group]
制造商LOGO: QUANTUM[Quantum Research Group] LOGO
制造商网址: http://www.qprox.com
捡单宝QT60240-ISG
PDF页面索引
120%
4 Control Commands
4.1 Introduction
The devices feature a set of commands which are used for
control and status reporting.
As well as Table 4.1 refer to Table 6.1, page 21 for further
details.
Read/WriteSetups - refer to Table 5.2 for details
131 to
253
Write
Setups write-unlock. Write 0x55
immediately before writing setups
130
Write
Recalibrate all keys. Write 0x55 to
this address location to recalibrate all
the keys
125
Read
Data for keys 0 to 23, in sequence.
Refer to Table 4.3 for details
4 to 123
Read
Detect status for keys 16 to 23, one
bit per key
3
Read
Detect status for keys 8 to 15, one bit
per key
2
Read
Detect status for keys 0 to 7, one bit
per key
1
ReadReserved0
AccessUseAddress
Table 4.1 Memory Map
Poll rate: The host can make use of the CHANGE pin output
to initiate a communication; this will guarantee the optimal
polling rate.
If the host cannot make use of the CHANGE pin the poll rate
in normal ‘run’ operation should be no faster than once per
matrix scan (see Section 7.4, page 23). Typically 10 to 20ms
is more than fast enough to extract the key status. Anything
faster will not provide new information and will slow down the
chip operation.
Sending or reading the setup block is an exception, in this
case the host can send the data at the maximum possible
rate.
Run Poll Sequence: In normal run mode the host should
limit traffic with a minimalist control structure. The host should
just read the three detect status registers (see Figure 4.1,
page 14).
Repeated Start: Using repeated start is not allowed and can
cause communication failure.
4.2 Writing Data to the Device
The sequence of events required to write data to the device is
shown next.
SLA+W
MemAddress
AAS
Data A P
Host to Device Device to Host
Stop conditionP
Data to be writtenData
Target memory address within
device
MemAddress
Acknowledge bitA
Slave address plus write bitSLA+W
Start conditionS
Key
The host initiates the transfer by sending the START
condition, and follows this by sending the slave address of
the device together with the Write-bit. The device sends an
ACK. The host then sends the memory address within the
device it wishes to write to. The device sends an ACK. The
host transmits one or more data bytes; each will be
acknowledged by the device.
If the host sends more than one data byte, they will be written
to consecutive memory addresses. The device automatically
increments the target memory address after writing each data
byte. After writing the last data byte, the host should send the
STOP condition.
The host should not try to write beyond address 255 because
the device will not increment the internal memory address
beyond this.
4.3 Reading Data From the Device
The sequence of events required to read data from the device
is shown next.
SLA+W MemAddressAASSSLA+RA
A
P
Host to Device Device to Host
P
A
/
A
Data 1
Data 2
Data n
Not Acknowledge bit/indicates
last byte transmission
/A
Slave address plus read bitSLA+R
Stop conditionP
Data from deviceData
Target memory address within
device
MemAddress
Acknowledge bitA
Slave address plus write bitSLA+W
Start conditionS
Key
The host initiates the transfer by sending the START
condition, and follows this by sending the slave address of
the device together with the Write-bit. The device sends an
ACK. The host then sends the memory address within the
device it wishes to read from. The device sends an ACK.
The host must then send a STOP and a START condition
followed by the slave address again but this time
accompanied by the Read-bit. The device will return an ACK,
followed by a data byte. The host must return either an ACK
or NACK. If the host returns an ACK, the device will
subsequently transmit the data byte from the next address.
Each time a data byte is transmitted, the device automatically
increments the internal address. The device will continue to
return data bytes until the host responds with a NACK. The
host should terminate the transfer by issuing the STOP
condition.
4.4 Report Detections for All Keys
Address 1: detect status for keys 0 to 7
Address 2: detect status for keys 8 to 15
Address 3: detect status for keys 16 to 23
Each location indicates all keys in detection, if any, as a
bitfield; touched keys report as 1’s, untouched or disabled
keys report as 0’s.
Note: the change pin is cleared on reading address 1.
lQ
12 QT60240-ISG R8.06/0906
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价