194 Intel
®
E7520 Memory Controller Hub (MCH) Datasheet
Register Descriptions
3.14.4 PCISTS – PCI Status Register (D8:F0)
Address Offset: 06 – 07h
Access: RO
Size: 16 Bits
Default: 0080h
PCISTS is a 16-bit status register that reports the occurrence of error events on Device 8’s PCI
interface. Since MCH Device 8 does not physically reside on a real PCI bus, many of the bits are
not implemented.
3.14.5 RID – Revision Identification (D8:F0)
Address Offset: 08h
Access: RO
Size: 8 Bit
Default: 09h
This register contains the revision number of MCH Device 8.
Bit
Field
Default &
Access
Description
15 0b
RO
Detected Parity Error (DPE). Not implemented for Device 8.
14 0b
RO
Signaled System Error (SSE). Not implemented for Device 8.
13 0b
RO
Received Master Abort Status (RMAS). Not implemented for Device 8.
12 0b
RO
Received Target Abort Status (RTAS). Not implemented for Device 8.
11 0b
RO
Signaled Target Abort Status (STAS). Not implemented for Device 8.
10:9 00b
RO
DEVSEL Timing (DEVT). Device 8 does not physically connect to PCI_A. These bits
are set to 00 (fast decode) so that optimum DEVSEL timing for PCI_A is not limited by
the MCH.
8 0b
RO
Master Data Parity Error Detected (DPD). Not implemented for Device 8.
7 1b
RO
Fast Back-to-Back (FB2B). Device 8 does not physically connect to PCI_A. This bit is
set to ‘1’ (indicating fast back-to-back capability) so that the optimum setting for PCI_A
is not limited by the MCH.
6:0 00h Reserved
Bit Field
Default &
Access
Description
7:0 09h
RO
Revision Identification Number (RID). This value indicates the revision
identification number for MCH Device 8.
09h = C1 stepping.
0Ah = C2 stepping.
0Ch = C4 stepping.