• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • LTC1417C PDF文件及第24页内容在线浏览

LTC1417C

LTC1417C首页预览图
型号: LTC1417C
PDF文件:
  • LTC1417C PDF文件
  • LTC1417C PDF在线浏览
功能描述: Low Power 14-Bit, 400ksps Sampling ADC Converter with Serial I/O
PDF文件大小: 394.84 Kbytes
PDF页数: 共32页
制造商: LINER[Linear Technology]
制造商LOGO: LINER[Linear Technology] LOGO
制造商网址: http://www.linear.com
捡单宝LTC1417C
PDF页面索引
120%
24
LTC1417
TYPICAL APPLICATIONS
U
***********************************************************************
* *
* This example program retrieves data from a previous LTC1417 *
* conversion and loads the next LTC1391 MUX channel. It stores the *
* 14-bit, right justified data in two consecutive memory locations. *
* It finishes by initiating the next conversion. *
* *
***********************************************************************
*
************************************
* 68HC11 register definitions *
************************************
*
PIOC EQU $1002 Parallel I/O control register
* “STAF,STAI,CWOM,HNDS, OIN, PLS, EGA,INVB”
PORTC EQU $1003 Port C data register
* “Bit7,Bit6,Bit5,Bit4,Bit3,Bit2,Bit1,Bit0”
DDRC EQU $1007 Port D data direction register
* “Bit7,Bit6,Bit5,Bit4,Bit3,Bit2,Bit1,Bit0”
* 1 = output, 0 = input
PORTD EQU $1008 Port D data register
* “ - , - , SS* ,CSK ;MOSI,MISO,TxD ,RxD “
DDRD EQU $1009 Port D data direction register
SPCR EQU $1028 SPI control register
* “SPIE,SPE ,DWOM,MSTR;SPOL,CPHA,SPR1,SPR0”
SPSR EQU $1029 SPI status register
* “SPIF,WCOL, - ,MODF; - , - , - , - “
SPDR EQU $102A SPI data register; Read-Buffer; Write-Shifter
*
* RAM variables to hold the LTC1417’s 14 conversion result
*
DIN1 EQU $00 This memory location holds the LTC1417’s bits 13 - 08
DIN2 EQU $01 This memory location holds the LTC1417’s bits 07 - 00
MUX EQU $02 This memory location holds the MUX address data
*
*******************************************
* Start GETDATA Routine *
*******************************************
*
ORG $C000 Program start location
INIT1 LDAA #$03 0,0,0,0,0,0,1,1
* “STAF=0,STAI=0,CWOM=0,HNDS=0, OIN=0, PLS=0, EGA=1,INVB=1”
STAA PIOC Ensures that the PIOC register’s status is the same
* as after a reset, necessary of simple Port D manipulation
LDAA #$01 0,0,0,0,0,0,0,1
* “Bit7=input,- ,- ,- ,- ,- ,- ,Bit0=output”
* Bit7 used for BUSY signal input, Bit0 used for CONVST
* signal output
STAA DDRC The direction of PortD’s bits are now set
LDAA PORTC Get contents of Port C
ORAA #%00000001 Set Bit0 high
STAA PORTC Initialize CONVST to a logic high
LDAA #$2F -,-,1,0;1,1,1,1
* -, -, SS*-Hi, SCK-Lo, MOSI-Hi, MISO-Hi, X, X
STAA PORTD Keeps SS* a logic high when DDRD, bit 5 is set
LDAA #$38 -,-,1,1;1,0,0,0
STAA DDRD SS* , SCK, MOSI are configured as Outputs
* MISO, TxD, RxD are configured as Inputs
* DDRD’s bit 5 is a 1 so that port D’s SS* pin is a general output
LDAA #$50
STAA SPCR The SPI is configured as Master, CPHA = 0, CPOL = 0
* and the clock rate is E/2
Listing A
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价