• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • LMP90099MH/NOPB PDF文件及第33页内容在线浏览

LMP90099MH/NOPB

LMP90099MH/NOPB首页预览图
型号: LMP90099MH/NOPB
PDF文件:
  • LMP90099MH/NOPB PDF文件
  • LMP90099MH/NOPB PDF在线浏览
功能描述: Sensor AFE System: Multi-Channel, Low Power 24-Bit
PDF文件大小: 2000.5 Kbytes
PDF页数: 共62页
制造商: NSC[National Semiconductor]
制造商LOGO: NSC[National Semiconductor] LOGO
制造商网址: http://www.national.com
捡单宝LMP90099MH/NOPB
PDF页面索引
120%
16.5.4 CSB - Chip Select Bar
An SPI transaction begins when the master asserts (active
low) CSB and ends when the master deasserts (active high)
CSB. Each transaction might be separated by a subsequent
one with a CSB deassertion, but this is optional. Once CSB
is asserted, it must not pulse (deassert and assert again) dur-
ing a (desired) transaction.
CSB can be grounded in systems where LMP90xxx is the only
SPI slave. This frees the software from handling the CSB.
Care has to be taken to avoid any false edge on SCLK, and
while operating in this mode, the streaming transaction should
not be used because exiting from this mode can only be done
through a CSB deassertion.
16.5.5 SPI Reset
SPI Reset resets the SPI-Protocol State Machine by moni-
toring the SDI for at least 73 consecutive 1's at each SCLK
rising edge. After an SPI Reset, SDI is monitored for a pos-
sible Write Instruction at each SCLK rising edge.
SPI Reset will reset the Upper Address Register (URA) to 0,
but the register contents are not reset.
By default, SPI reset is disabled, but it can be enabled by
writing 0x01 to SPI Reset Register (ADDR 0x02).
16.5.6 DRDYB - Data Ready Bar
DRDYB is a signal generated by the LMP90xxx that indicates
a fresh conversion data is available in the ADC_DOUT reg-
isters.
DRDYB is automatically asserted every (1/ODR) second and
deasserts when ADC_DOUT is completely read out (LSB of
ADC_DOUTL) ().
30139584
FIGURE 20. DRDYB Behavior for a Complete ADC_DOUT Reading
If ADC_DOUT is not completely read out (Figure 21) or is not
read out at all, but a new ADC_DOUT is available, then
DRDYB will automatically pulse for t
DRDYB
second. The value
for t
DRDYB
can be found in Section 13.0 Timing Diagrams.
30139585
FIGURE 21. DRDYB Behavior for an ADC_DOUT not Read
If ADC_DOUT is being read, while the new ADC_DOUT be-
comes available, then the ADC_DOUT that is being read is
still valid(Figure 22). DRDYB will be deasserted at the LSB of
the data being read, but a consecutive read on the
ADC_DOUT register will fetch the newly converted data avail-
able.
33 www.national.com
LMP90100/LMP90099/LMP90098/LMP90097
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价