• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • LM3S6G65-IQC80-A2T PDF文件及第181页内容在线浏览

LM3S6G65-IQC80-A2T

LM3S6G65-IQC80-A2T首页预览图
型号: LM3S6G65-IQC80-A2T
PDF文件:
  • LM3S6G65-IQC80-A2T PDF文件
  • LM3S6G65-IQC80-A2T PDF在线浏览
功能描述: Stellaris® LM3S6G65 Microcontroller
PDF文件大小: 6152.12 Kbytes
PDF页数: 共1044页
制造商: TI1[Texas Instruments]
制造商LOGO: TI1[Texas Instruments] LOGO
制造商网址: http://www.ti.com
捡单宝LM3S6G65-IQC80-A2T
PDF页面索引
[1] 页[2] 页[3] 页[4] 页[5] 页[6] 页[7] 页[8] 页[9] 页[10] 页[11] 页[12] 页[13] 页[14] 页[15] 页[16] 页[17] 页[18] 页[19] 页[20] 页[21] 页[22] 页[23] 页[24] 页[25] 页[26] 页[27] 页[28] 页[29] 页[30] 页[31] 页[32] 页[33] 页[34] 页[35] 页[36] 页[37] 页[38] 页[39] 页[40] 页[41] 页[42] 页[43] 页[44] 页[45] 页[46] 页[47] 页[48] 页[49] 页[50] 页[51] 页[52] 页[53] 页[54] 页[55] 页[56] 页[57] 页[58] 页[59] 页[60] 页[61] 页[62] 页[63] 页[64] 页[65] 页[66] 页[67] 页[68] 页[69] 页[70] 页[71] 页[72] 页[73] 页[74] 页[75] 页[76] 页[77] 页[78] 页[79] 页[80] 页[81] 页[82] 页[83] 页[84] 页[85] 页[86] 页[87] 页[88] 页[89] 页[90] 页[91] 页[92] 页[93] 页[94] 页[95] 页[96] 页[97] 页[98] 页[99] 页[100] 页[101] 页[102] 页[103] 页[104] 页[105] 页[106] 页[107] 页[108] 页[109] 页[110] 页[111] 页[112] 页[113] 页[114] 页[115] 页[116] 页[117] 页[118] 页[119] 页[120] 页[121] 页[122] 页[123] 页[124] 页[125] 页[126] 页[127] 页[128] 页[129] 页[130] 页[131] 页[132] 页[133] 页[134] 页[135] 页[136] 页[137] 页[138] 页[139] 页[140] 页[141] 页[142] 页[143] 页[144] 页[145] 页[146] 页[147] 页[148] 页[149] 页[150] 页[151] 页[152] 页[153] 页[154] 页[155] 页[156] 页[157] 页[158] 页[159] 页[160] 页[161] 页[162] 页[163] 页[164] 页[165] 页[166] 页[167] 页[168] 页[169] 页[170] 页[171] 页[172] 页[173] 页[174] 页[175] 页[176] 页[177] 页[178] 页[179] 页[180] 页[181] 页[182] 页[183] 页[184] 页[185] 页[186] 页[187] 页[188] 页[189] 页[190] 页[191] 页[192] 页[193] 页[194] 页[195] 页[196] 页[197] 页[198] 页[199] 页[200] 页[201] 页[202] 页[203] 页[204] 页[205] 页[206] 页[207] 页[208] 页[209] 页[210] 页[211] 页[212] 页[213] 页[214] 页[215] 页[216] 页[217] 页[218] 页[219] 页[220] 页[221] 页[222] 页[223] 页[224] 页[225] 页[226] 页[227] 页[228] 页[229] 页[230] 页[231] 页[232] 页[233] 页[234] 页[235] 页[236] 页[237] 页[238] 页[239] 页[240] 页[241] 页[242] 页[243] 页[244] 页[245] 页[246] 页[247] 页[248] 页[249] 页[250] 页[251] 页[252] 页[253] 页[254] 页[255] 页[256] 页[257] 页[258] 页[259] 页[260] 页[261] 页[262] 页[263] 页[264] 页[265] 页[266] 页[267] 页[268] 页[269] 页[270] 页[271] 页[272] 页[273] 页[274] 页[275] 页[276] 页[277] 页[278] 页[279] 页[280] 页[281] 页[282] 页[283] 页[284] 页[285] 页[286] 页[287] 页[288] 页[289] 页[290] 页[291] 页[292] 页[293] 页[294] 页[295] 页[296] 页[297] 页[298] 页[299] 页[300] 页[301] 页[302] 页[303] 页[304] 页[305] 页[306] 页[307] 页[308] 页[309] 页[310] 页[311] 页[312] 页[313] 页[314] 页[315] 页[316] 页[317] 页[318] 页[319] 页[320] 页[321] 页[322] 页[323] 页[324] 页[325] 页[326] 页[327] 页[328] 页[329] 页[330] 页[331] 页[332] 页[333] 页[334] 页[335] 页[336] 页[337] 页[338] 页[339] 页[340] 页[341] 页[342] 页[343] 页[344] 页[345] 页[346] 页[347] 页[348] 页[349] 页[350] 页[351] 页[352] 页[353] 页[354] 页[355] 页[356] 页[357] 页[358] 页[359] 页[360] 页[361] 页[362] 页[363] 页[364] 页[365] 页[366] 页[367] 页[368] 页[369] 页[370] 页[371] 页[372] 页[373] 页[374] 页[375] 页[376] 页[377] 页[378] 页[379] 页[380] 页[381] 页[382] 页[383] 页[384] 页[385] 页[386] 页[387] 页[388] 页[389] 页[390] 页[391] 页[392] 页[393] 页[394] 页[395] 页[396] 页[397] 页[398] 页[399] 页[400] 页[401] 页[402] 页[403] 页[404] 页[405] 页[406] 页[407] 页[408] 页[409] 页[410] 页[411] 页[412] 页[413] 页[414] 页[415] 页[416] 页[417] 页[418] 页[419] 页[420] 页[421] 页[422] 页[423] 页[424] 页[425] 页[426] 页[427] 页[428] 页[429] 页[430] 页[431] 页[432] 页[433] 页[434] 页[435] 页[436] 页[437] 页[438] 页[439] 页[440] 页[441] 页[442] 页[443] 页[444] 页[445] 页[446] 页[447] 页[448] 页[449] 页[450] 页[451] 页[452] 页[453] 页[454] 页[455] 页[456] 页[457] 页[458] 页[459] 页[460] 页[461] 页[462] 页[463] 页[464] 页[465] 页[466] 页[467] 页[468] 页[469] 页[470] 页[471] 页[472] 页[473] 页[474] 页[475] 页[476] 页[477] 页[478] 页[479] 页[480] 页[481] 页[482] 页[483] 页[484] 页[485] 页[486] 页[487] 页[488] 页[489] 页[490] 页[491] 页[492] 页[493] 页[494] 页[495] 页[496] 页[497] 页[498] 页[499] 页[500] 页[501] 页[502] 页[503] 页[504] 页[505] 页[506] 页[507] 页[508] 页[509] 页[510] 页[511] 页[512] 页[513] 页[514] 页[515] 页[516] 页[517] 页[518] 页[519] 页[520] 页[521] 页[522] 页[523] 页[524] 页[525] 页[526] 页[527] 页[528] 页[529] 页[530] 页[531] 页[532] 页[533] 页[534] 页[535] 页[536] 页[537] 页[538] 页[539] 页[540] 页[541] 页[542] 页[543] 页[544] 页[545] 页[546] 页[547] 页[548] 页[549] 页[550] 页[551] 页[552] 页[553] 页[554] 页[555] 页[556] 页[557] 页[558] 页[559] 页[560] 页[561] 页[562] 页[563] 页[564] 页[565] 页[566] 页[567] 页[568] 页[569] 页[570] 页[571] 页[572] 页[573] 页[574] 页[575] 页[576] 页[577] 页[578] 页[579] 页[580] 页[581] 页[582] 页[583] 页[584] 页[585] 页[586] 页[587] 页[588] 页[589] 页[590] 页[591] 页[592] 页[593] 页[594] 页[595] 页[596] 页[597] 页[598] 页[599] 页[600] 页[601] 页[602] 页[603] 页[604] 页[605] 页[606] 页[607] 页[608] 页[609] 页[610] 页[611] 页[612] 页[613] 页[614] 页[615] 页[616] 页[617] 页[618] 页[619] 页[620] 页[621] 页[622] 页[623] 页[624] 页[625] 页[626] 页[627] 页[628] 页[629] 页[630] 页[631] 页[632] 页[633] 页[634] 页[635] 页[636] 页[637] 页[638] 页[639] 页[640] 页[641] 页[642] 页[643] 页[644] 页[645] 页[646] 页[647] 页[648] 页[649] 页[650] 页[651] 页[652] 页[653] 页[654] 页[655] 页[656] 页[657] 页[658] 页[659] 页[660] 页[661] 页[662] 页[663] 页[664] 页[665] 页[666] 页[667] 页[668] 页[669] 页[670] 页[671] 页[672] 页[673] 页[674] 页[675] 页[676] 页[677] 页[678] 页[679] 页[680] 页[681] 页[682] 页[683] 页[684] 页[685] 页[686] 页[687] 页[688] 页[689] 页[690] 页[691] 页[692] 页[693] 页[694] 页[695] 页[696] 页[697] 页[698] 页[699] 页[700] 页[701] 页[702] 页[703] 页[704] 页[705] 页[706] 页[707] 页[708] 页[709] 页[710] 页[711] 页[712] 页[713] 页[714] 页[715] 页[716] 页[717] 页[718] 页[719] 页[720] 页[721] 页[722] 页[723] 页[724] 页[725] 页[726] 页[727] 页[728] 页[729] 页[730] 页[731] 页[732] 页[733] 页[734] 页[735] 页[736] 页[737] 页[738] 页[739] 页[740] 页[741] 页[742] 页[743] 页[744] 页[745] 页[746] 页[747] 页[748] 页[749] 页[750] 页[751] 页[752] 页[753] 页[754] 页[755] 页[756] 页[757] 页[758] 页[759] 页[760] 页[761] 页[762] 页[763] 页[764] 页[765] 页[766] 页[767] 页[768] 页[769] 页[770] 页[771] 页[772] 页[773] 页[774] 页[775] 页[776] 页[777] 页[778] 页[779] 页[780] 页[781] 页[782] 页[783] 页[784] 页[785] 页[786] 页[787] 页[788] 页[789] 页[790] 页[791] 页[792] 页[793] 页[794] 页[795] 页[796] 页[797] 页[798] 页[799] 页[800] 页[801] 页[802] 页[803] 页[804] 页[805] 页[806] 页[807] 页[808] 页[809] 页[810] 页[811] 页[812] 页[813] 页[814] 页[815] 页[816] 页[817] 页[818] 页[819] 页[820] 页[821] 页[822] 页[823] 页[824] 页[825] 页[826] 页[827] 页[828] 页[829] 页[830] 页[831] 页[832] 页[833] 页[834] 页[835] 页[836] 页[837] 页[838] 页[839] 页[840] 页[841] 页[842] 页[843] 页[844] 页[845] 页[846] 页[847] 页[848] 页[849] 页[850] 页[851] 页[852] 页[853] 页[854] 页[855] 页[856] 页[857] 页[858] 页[859] 页[860] 页[861] 页[862] 页[863] 页[864] 页[865] 页[866] 页[867] 页[868] 页[869] 页[870] 页[871] 页[872] 页[873] 页[874] 页[875] 页[876] 页[877] 页[878] 页[879] 页[880] 页[881] 页[882] 页[883] 页[884] 页[885] 页[886] 页[887] 页[888] 页[889] 页[890] 页[891] 页[892] 页[893] 页[894] 页[895] 页[896] 页[897] 页[898] 页[899] 页[900] 页[901] 页[902] 页[903] 页[904] 页[905] 页[906] 页[907] 页[908] 页[909] 页[910] 页[911] 页[912] 页[913] 页[914] 页[915] 页[916] 页[917] 页[918] 页[919] 页[920] 页[921] 页[922] 页[923] 页[924] 页[925] 页[926] 页[927] 页[928] 页[929] 页[930] 页[931] 页[932] 页[933] 页[934] 页[935] 页[936] 页[937] 页[938] 页[939] 页[940] 页[941] 页[942] 页[943] 页[944] 页[945] 页[946] 页[947] 页[948] 页[949] 页[950] 页[951] 页[952] 页[953] 页[954] 页[955] 页[956] 页[957] 页[958] 页[959] 页[960] 页[961] 页[962] 页[963] 页[964] 页[965] 页[966] 页[967] 页[968] 页[969] 页[970] 页[971] 页[972] 页[973] 页[974] 页[975] 页[976] 页[977] 页[978] 页[979] 页[980] 页[981] 页[982] 页[983] 页[984] 页[985] 页[986] 页[987] 页[988] 页[989] 页[990] 页[991] 页[992] 页[993] 页[994] 页[995] 页[996] 页[997] 页[998] 页[999] 页[1000] 页[1001] 页[1002] 页[1003] 页[1004] 页[1005] 页[1006] 页[1007] 页[1008] 页[1009] 页[1010] 页[1011] 页[1012] 页[1013] 页[1014] 页[1015] 页[1016] 页[1017] 页[1018] 页[1019] 页[1020] 页[1021] 页[1022] 页[1023] 页[1024] 页[1025] 页[1026] 页[1027] 页[1028] 页[1029] 页[1030] 页[1031] 页[1032] 页[1033] 页[1034] 页[1035] 页[1036] 页[1037] 页[1038] 页[1039] 页[1040] 页[1041] 页[1042] 页[1043] 页[1044] 页
120%
clock domain, register accesses must have a time delay between them. The watchdog timer can
be configured to generate an interrupt to the microcontroller on its first time-out and to generate a
reset on its second time-out.
After the watchdog's first time-out event, the 32-bit watchdog counter is reloaded with the value of
the Watchdog Timer Load (WDTLOAD) register and resumes counting down from that value. If
the timer counts down to zero again before the first time-out interrupt is cleared, and the reset signal
has been enabled, the watchdog timer asserts its reset signal to the microcontroller. The watchdog
timer reset sequence is as follows:
1. The watchdog timer times out for the second time without being serviced.
2. An internal reset is asserted.
3. The internal reset is released and the microcontroller loads from memory the initial stack pointer,
the initial program counter, and the first instruction designated by the program counter, and
then begins execution.
For more information on the Watchdog Timer module, see “Watchdog Timers” on page 508.
The watchdog reset timing is shown in Figure 23-9 on page 986.
5.2.3 Non-Maskable Interrupt
The microcontroller has three sources of non-maskable interrupt (NMI):
The assertion of the NMI signal
A main oscillator verification error
The NMISET bit in the Interrupt Control and State (INTCTRL) register in the Cortex
-M3 (see
page 128).
Software must check the cause of the interrupt in order to distinguish among the sources.
5.2.3.1 NMI Pin
The NMI signal is the alternate function for GPIO port pin PB7. The alternate function must be
enabled in the GPIO for the signal to be used as an interrupt, as described in “General-Purpose
Input/Outputs (GPIOs)” on page 408. Note that enabling the NMI alternate function requires the use
of the GPIO lock and commit function just like the GPIO port pins associated with JTAG/SWD
functionality, see page 444. The active sense of the NMI signal is High; asserting the enabled NMI
signal above V
IH
initiates the NMI interrupt sequence.
5.2.3.2 Main Oscillator Verification Failure
The LM3S6G65 microcontroller provides a main oscillator verification circuit that generates an error
condition if the oscillator is running too fast or too slow. If the main oscillator verification circuit is
enabled and a failure occurs, a power-on reset is generated and control is transferred to the NMI
handler. The NMI handler is used to address the main oscillator verification failure because the
necessary code can be removed from the general reset handler, speeding up reset processing. The
detection circuit is enabled by setting the CVAL bit in the Main Oscillator Control (MOSCCTL)
register. The main oscillator verification error is indicated in the main oscillator fail status (MOSCFAIL)
bit in the Reset Cause (RESC) register. The main oscillator verification circuit action is described
in more detail in “Main Oscillator Verification Circuit” on page 189.
181July 24, 2012
Texas Instruments-Production Data
Stellaris
®
LM3S6G65 Microcontroller
OBSOLETE: TI has discontinued production of this device.
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价