Table 4-1. JTAG_SWD_SWO Signals (100LQFP) (continued)
DescriptionBuffer Type
a
Pin TypePin Mux / Pin
Assignment
Pin NumberPin Name
JTAG TMS and SWDIO.TTLIPC1 (3)79TMS
a. The TTL designation indicates the pin has TTL-compatible voltage levels.
Table 4-2. JTAG_SWD_SWO Signals (108BGA)
DescriptionBuffer Type
a
Pin TypePin Mux / Pin
Assignment
Pin NumberPin Name
JTAG/SWD CLK.TTLIPC0 (3)A9SWCLK
JTAG TMS and SWDIO.TTLI/OPC1 (3)B9SWDIO
JTAG TDO and SWO.TTLOPC3 (3)A10SWO
JTAG/SWD CLK.TTLIPC0 (3)A9TCK
JTAG TDI.TTLIPC2 (3)B8TDI
JTAG TDO and SWO.TTLOPC3 (3)A10TDO
JTAG TMS and SWDIO.TTLIPC1 (3)B9TMS
a. The TTL designation indicates the pin has TTL-compatible voltage levels.
4.3 Functional Description
A high-level conceptual drawing of the JTAG module is shown in Figure 4-1 on page 164. The JTAG
module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel
update registers. The TAP controller is a simple state machine controlled by the TCK and TMS inputs.
The current state of the TAP controller depends on the sequence of values captured on TMS at the
rising edge of TCK. The TAP controller determines when the serial shift chains capture new data,
shift data from TDI towards TDO, and update the parallel load registers. The current state of the
TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register
(DR) chains is being accessed.
The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR)
chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load
register determines which DR chain is captured, shifted, or updated during the sequencing of the
TAP controller.
Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not
capture, shift, or update any of the chains. Instructions that are not implemented decode to the
BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see
Table 4-4 on page 171 for a list of implemented instructions).
See “JTAG and Boundary Scan” on page 982 for JTAG timing diagrams.
Note: Of all the possible reset sources, only Power-On reset (POR) and the assertion of the RST
input have any effect on the JTAG module. The pin configurations are reset by both the
RST input and POR, whereas the internal JTAG logic is only reset with POR. See “Reset
Sources” on page 176 for more information on reset.
4.3.1 JTAG Interface Pins
The JTAG interface consists of four standard pins: TCK, TMS, TDI, and TDO. These pins and their
associated state after a power-on reset or reset caused by the RST input are given in Table 4-3.
Detailed information on each pin follows. Refer to “General-Purpose Input/Outputs
(GPIOs)” on page 408 for information on how to reprogram the configuration of these pins.
165July 24, 2012
Texas Instruments-Production Data
Stellaris
®
LM3S6G65 Microcontroller
OBSOLETE: TI has discontinued production of this device.