Register 44: MPU Type (MPUTYPE), offset 0xD90
Note: This register can only be accessed from privileged mode.
The MPUTYPE register indicates whether the MPU is present, and if so, how many regions it
supports.
MPU Type (MPUTYPE)
Base 0xE000.E000
Offset 0xD90
Type RO, reset 0x0000.0800
16171819202122232425262728293031
IREGIONreserved
ROROROROROROROROROROROROROROROROType
0000000000000000Reset
0123456789101112131415
SEPARATE
reservedDREGION
ROROROROROROROROROROROROROROROROType
0000000000010000Reset
DescriptionResetTypeNameBit/Field
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
0x00ROreserved31:24
Number of I Regions
This field indicates the number of supported MPU instruction regions.
This field always contains 0x00. The MPU memory map is unified and
is described by the DREGION field.
0x00ROIREGION23:16
Number of D Regions
DescriptionValue
Indicates there are eight supported MPU data regions.0x08
0x08RODREGION15:8
Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should be
preserved across a read-modify-write operation.
0x00ROreserved7:1
Separate or Unified MPU
DescriptionValue
Indicates the MPU is unified.0
0ROSEPARATE0
July 24, 2012154
Texas Instruments-Production Data
Cortex-M3 Peripherals
OBSOLETE: TI has discontinued production of this device.