LM10
www.ti.com
SNOSBH4D –MAY 1998–REVISED MARCH 2013
Operating Ratings
Package Thermal Resistance
θ
JA
NEV Package 150°C/W
P Package 87°C/W
NPA Package 90°C/W
θ
JC
NEV Package 45°C/W
Electrical Characteristics
T
J
=25°C, T
MIN
≤T
J
≤T
MAX
(Boldface type refers to limits over temperature range)
(1)
Parameter Conditions LM10/LM10B LM10C Units
Min Typ Max Min Typ Max
Input offset voltage 0.3 2.0 0.5 4.0 mV
3.0 5.0 mV
Input offset current
(2)
0.25 0.7 0.4 2.0 nA
1.5 3.0 nA
Input bias current 10 20 12 30 nA
30 40 nA
Input resistance 250 500 150 400 kΩ
150 115 kΩ
Large signal voltage V
S
=±20V, I
OUT
=0 120 400 80 400 V/mV
gain V
OUT
=±19.95V 80 50 V/mV
V
S
=±20V, V
OUT
=±19.4V 50 130 25 130 V/mV
I
OUT
=±20 mA (±15 mA) 20 15 V/mV
V
S
=±0.6V (0.65V), I
OUT
=±2 mA 1.5 3.0 1.0 3.0 V/mV
V
OUT
=±0.4V (±0.3V), V
CM
=−0.4V 0.5 0.75 V/mV
Shunt gain
(3)
1.2V (1.3V) ≤V
OUT
≤40V, 14 33 10 33 V/mV
R
L
=1.1 kΩ
0.1 mA≤I
OUT
≤5 mA 6 6 V/mV
1.5V≤V
+
≤40V, R
L
=250Ω 8 25 6 25 V/mV
0.1 mA≤I
OUT
≤20 mA 4 4 V/mV
Common-mode −20V≤V
CM
≤19.15V (19V) 93 102 90 102 dB
rejection V
S
=±20V 87 87 dB
Supply-voltage −0.2V≥V
−
≥−39V 90 96 87 96 dB
rejection V
+
=1.0V (1.1V) 84 84 dB
1.0V (1.1V) ≤V
+
≤39.8V 96 106 93 106 dB
V
−
=−0.2V 90 90 dB
Offset voltage drift 2.0 5.0 μV/°C
Offset current drift 2.0 5.0 pA/°C
Bias current drift T
C
<100°C 60 90 pA/°C
Line regulation 1.2V (1.3V) ≤V
S
≤40V 0.001 0.003 0.001 0.008 %/V
0≤I
REF
≤1.0 mA, V
REF
=200 mV 0.006 0.01 %/V
(1) These specifications apply for V
−
≤V
CM
≤V
+
−0.85V (1.0V), 1.2V (1.3V) <V
S
≤V
MAX
, V
REF
=0.2V and 0≤I
REF
≤1.0 mA, unless otherwise
specified: V
MAX
=40V for the standard part and 6.5V for the low voltage part. Normal typeface indicates 25°C limits. Boldface type
indicates limits and altered test conditions for full-temperature-range operation; this is −55°C to 125°C for the LM10, −25°C to
85°C for the LM10B(L) and 0°C to 70°C for the LM10C(L). The specifications do not include the effects of thermal gradients (τ
1
≃20 ms),
die heating (τ
2
≃0.2s) or package heating. Gradient effects are small and tend to offset the electrical error (see curves).
(2) For T
J
>90°C, I
OS
may exceed 1.5 nA for V
CM
=V
−
. With T
J
=125°C and V
−
≤V
CM
≤V
−
+0.1V, I
OS
≤5 nA.
(3) This defines operation in floating applications such as the bootstrapped regulator or two-wire transmitter. Output is connected to the V
+
terminal of the IC and input common mode is referred to V
−
(see Typical Applications). Effect of larger output-voltage swings with higher
load resistance can be accounted for by adding the positive-supply rejection error.
Copyright © 1998–2013, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Links: LM10
