• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • LFX500B-5FN900C PDF文件及第61页内容在线浏览

LFX500B-5FN900C

LFX500B-5FN900C首页预览图
型号: LFX500B-5FN900C
PDF文件:
  • LFX500B-5FN900C PDF文件
  • LFX500B-5FN900C PDF在线浏览
功能描述: ispXPGA Family
PDF文件大小: 535.52 Kbytes
PDF页数: 共115页
制造商: LATTICE[Lattice Semiconductor]
制造商LOGO: LATTICE[Lattice Semiconductor] LOGO
制造商网址: http://www.latticesemi.com
捡单宝LFX500B-5FN900C
PDF页面索引
120%
Lattice Semiconductor ispXPGA Family Data Sheet
61
HSImA_CDRRST, HSImB_CDRRST Input CDR Reset
HSIm_CSLOCK, HSIm_CSLOCK Internal Signal Indicates when the CSPLL circuit is locked
sysHSI Block (Source Synchronous Mode)
6
SS_CLKIN0P, SS_CLKIN1P Input P-side of differential clock input
SS_CLKIN0N, SS_CLKIN1N Input N-side of differential clock input
SS_CLKOUT0P, SS_CLKOUT1P Output P-side of differential clock output
SS_CLKOUT0N, SS_CLKOUT1N Output N-side of differential clock output
CAL0, CAL1 Input Initiates source synchronous calibration sequence
1. x is a variable for the I/O number.
2. y is a variable for the I/O Bank.
3. z is a variable for the PLL number.
4. m is a variable for the sysHSI block number.
5. A and B refer to the sysHSI block channels.
6. 0 and 1 refer to Source Synchronous group 0 and 1
7. n is a variable for the GCLK and Input number
8. See Logic Signal Connections Table for differential pairing.
Signal Descriptions
1
(Cont.)
Signal Name Signal Type Description
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价