• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • LFX500B-5FN900C PDF文件及第18页内容在线浏览

LFX500B-5FN900C

LFX500B-5FN900C首页预览图
型号: LFX500B-5FN900C
PDF文件:
  • LFX500B-5FN900C PDF文件
  • LFX500B-5FN900C PDF在线浏览
功能描述: ispXPGA Family
PDF文件大小: 535.52 Kbytes
PDF页数: 共115页
制造商: LATTICE[Lattice Semiconductor]
制造商LOGO: LATTICE[Lattice Semiconductor] LOGO
制造商网址: http://www.latticesemi.com
捡单宝LFX500B-5FN900C
PDF页面索引
120%
Lattice Semiconductor ispXPGA Family Data Sheet
18
High Speed Serial Interface Block (sysHSI Block)
1
The High Speed Serial Interface (sysHSI) allows high speed serial data transfer over a pair of LVDS I/O. The
ispXPGA devices have multiple sysHSI blocks.
Each sysHSI block has two SERDES blocks which contain two main sub-blocks, Transmitter (with a serializer) and
Receiver (with a deserializer) including Clock/Data Recovery Circuit (CDR). Each SERDES can be used as a full
duplex channel. The two SERDES in sysHSI blocks share a common clock and must operate at the same nominal
frequency. Figure 20 shows the sysHSI block.
Device features support two data coding modes: 10B/12B and 8B/10B (for use with other encoding schemes, see
Lattice’s sysHSI technical notes). The encoding and decoding of the 10B/12B standard are performed within the
sysHSI block. For the 8B/10B standard, the symbol boundaries are aligned internally but the encoding and decod-
ing are performed outside the sysHSI block.
Each SERDES block receives a single high speed serial data input stream (with embedded clock) from an input,
and provide a low speed 10-bit wide data stream and a recovered clock to the device. For transmitting, SERDES
converts a 10-bit wide low-speed data stream to a single high-speed data stream with embedded clock for output.
Additionally, multiple sysHSI blocks can be grouped together to form a source synchronous interface of 1-10 chan-
nels.
For more information on the SERDES/CDR, refer to Lattice technical note number TN1020, sysHSI Usage Guide-
lines.
Figure 20. sysHSI Block Diagram
1. “E-Series” does not support sysHSI.
Shared Source
Synchronous Pins Drive
Multiple sysHSI blocks
REFCLK
SOUT
SIN
SS_CLKOUT
SS_CLKIN
SERDES(HSI#A)
CAL
CSLOCK
SERDES(HSI#B)
SOUT
SIN
TXD
RXD
RECCLK
SYDT
10
10
TXD
RXD
RECCLK
SYDT
10
10
To PICs
To PICs
To PICs
To PICs
To PICs
To PICs
From PICs
From PICs
From Global
Clock Tree
sysIO
From PICs
To PICs
CDRRST
From PICs
CDRRST
From PICs
Deserializer and Clock/Data Recovery
CSPLL
Serializer
Serializer
Deserializer and Clock/Data Recovery
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价