• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • LFEC1E-5F900I PDF文件及第2页内容在线浏览

LFEC1E-5F900I

LFEC1E-5F900I首页预览图
型号: LFEC1E-5F900I
PDF文件:
  • LFEC1E-5F900I PDF文件
  • LFEC1E-5F900I PDF在线浏览
功能描述: LatticeECP/EC Family Data Sheet
PDF文件大小: 557.69 Kbytes
PDF页数: 共117页
制造商: LATTICE[Lattice Semiconductor]
制造商LOGO: LATTICE[Lattice Semiconductor] LOGO
制造商网址: http://www.latticesemi.com
捡单宝LFEC1E-5F900I
PDF页面索引
120%
www.latticesemi.com
1-1
Introduction_01.2
November 2004 Preliminary Data Sheet
© 2004 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specications and information herein are subject to change without notice.
Features
Extensive Density and Package Options
1.5K to 41K LUT4s
65 to 576 I/Os
Density migration supported
sysDSP™ Block (LatticeECP™ Versions)
High performance multiply and accumulate
•4 to 10 blocks
4 to 10 36x36 multipliers or
16 to 40 18x18 multipliers or
32 to 80 9x9 multipliers
Embedded and Distributed Memory
18 Kbits to 645 Kbits sysMEM™ Embedded
Block RAM (EBR)
Up to 163 Kbits distributed RAM
Flexible memory resources:
Distributed and block memory
Flexible I/O Buffer
Programmable sysIO™ buffer supports wide
range of interfaces:
LVCMOS 3.3/2.5/1.8/1.5/1.2
LVTTL
SSTL 3/2 Class I, II, SSTL18 Class I
HSTL 18 Class I, II, III, HSTL15 Class I, III
PCI
LVDS, Bus-LVDS, LVPECL, RSDS
Dedicated DDR Memory Support
Implements interface up to DDR400 (200MHz)
sysCLOCK™ PLLs
Up to 4 analog PLLs per device
Clock multiply, divide and phase shifting
System Level Support
IEEE Standard 1149.1 Boundary Scan, plus
ispTRACY™ internal logic analyzer capability
SPI boot ash interface
1.2V power supply
Low Cost FPGA
•Features optimized for mainstream applications
•Low cost TQFP and PQFP packaging
Table 1-1. LatticeECP/EC Family Selection Guide
Device LFEC1 LFEC3
LFEC6/
LFECP6
LFEC10/
LFECP10
LFEC15/
LFECP15
LFEC20/
LFECP20
LFEC33/
LFECP33
LFEC40/
LFECP40
PFU/PFF Rows 12 16 24 32 40 44 64 64
PFU/PFF Columns 16 24 32 40 48 56 64 80
PFUs/PFFs 192 384 768 1280 1920 2464 4096 5120
LUTs (K) 1.5 3.1 6.1 10.2 15.4 19.7 32.8 41.0
Distributed RAM (Kbits) 6 12 25 41 61 79 131 164
EBR SRAM (Kbits) 18 55 92 277 350 424 535 645
EBR SRAM Blocks 2 6 10 30 38 46 58 70
sysDSP Blocks
1
—— 4567810
18x18 Multipliers
1
——1620 24 28 32 40
V
CC
Voltage (V) 1.2 1.2 1.2 1.2 1.2 1.2 1.2 1.2
Number of PLLs 22244444
Packages and I/O Combinations:
100-pin TQFP (14 x 14 mm) 67 67
144-pin TQFP (20 x 20 mm) 97 97 97
208-pin PQFP (28 x 28 mm) 112 145 147 147
256-ball fpBGA (17 x 17 mm) 160 195 195 195
484-ball fpBGA (23 x 23 mm) 224 288 352 360 360
672-ball fpBGA (27 x 27 mm) 400 496 496
900-ball fpBGA (31 x 31 mm) 576
1. LatticeECP devices only.
LatticeECP/EC Family Data Sheet
Introduction
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价