• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • CAT25128LI.G PDF文件及第8页内容在线浏览

CAT25128LI.G

CAT25128LI.G首页预览图
型号: CAT25128LI.G
PDF文件:
  • CAT25128LI.G PDF文件
  • CAT25128LI.G PDF在线浏览
功能描述: 128-Kb SPI Serial CMOS EEPROM
PDF文件大小: 216.78 Kbytes
PDF页数: 共20页
制造商: ONSEMI[ON Semiconductor]
制造商LOGO: ONSEMI[ON Semiconductor] LOGO
制造商网址: http://www.onsemi.com
捡单宝CAT25128LI.G
PDF页面索引
120%
CAT25128
http://onsemi.com
8
WRITE OPERATIONS
The CAT25128 device powers up into a write disable
state. The device contains a Write Enable Latch (WEL)
which must be set before attempting to write to the memory
array or to the status register. In addition, the address of the
memory location(s) to be written must be outside the
protected area, as defined by BP0 and BP1 bits from the
status register.
Write Enable and Write Disable
The internal Write Enable Latch and the corresponding
Status Register WEL bit are set by sending the WREN
instruction to the CAT25128. Care must be taken to take the
CS
input high after the WREN instruction, as otherwise the
Write Enable Latch will not be properly set. WREN timing
is illustrated in Figure 3. The WREN instruction must be
sent prior to any WRITE or WRSR instruction.
The internal write enable latch is reset by sending the
WRDI instruction as shown in Figure 4. Disabling write
operations by resetting the WEL bit, will protect the device
against inadvertent writes.
Figure 3. WREN Timing
SCK
SI
SO
00000
110
HIGH IMPEDANCE
Dashed Line = mode (1, 1)
CS
Figure 4. WRDI Timing
SCK
SI
SO
00000
100
HIGH IMPEDANCE
Dashed Line = mode (1, 1)
CS
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价