• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • AS8FLC2M32BQ-90/IT PDF文件及第4页内容在线浏览

AS8FLC2M32BQ-90/IT

AS8FLC2M32BQ-90/IT首页预览图
型号: AS8FLC2M32BQ-90/IT
PDF文件:
  • AS8FLC2M32BQ-90/IT PDF文件
  • AS8FLC2M32BQ-90/IT PDF在线浏览
功能描述: Hermetic, Multi-Chip Module (MCM) 64Mb, 2M x 32, 3.3Volt Boot Block FLASH Array
PDF文件大小: 415.79 Kbytes
PDF页数: 共29页
制造商: AUSTIN[Austin Semiconductor]
制造商LOGO: AUSTIN[Austin Semiconductor] LOGO
制造商网址: http://www.austinsemiconductor.com
捡单宝AS8FLC2M32BQ-90/IT
PDF页面索引
120%
AUSTIN SEMICONDUCTOR, INC.
FLASHFLASH
FLASHFLASH
FLASH
AS8FLC2M32
AS8FLC2M32B
Rev. 1.2 5/09
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
4
Austin Semiconductor, Inc.
The AUTOMATIC SLEEP mode is independent of the CSx\,
WEx\ and OE\ control signals. Standard address access timings
provide new data when addresses are changed. While in sleep
mode, output data is latched and always available to the system.
ICC5 in the “DC Characteristics Table represents the
AUTOMATIC SLEEP mode current usage.
RESET\: Hardware Reset Pin
The RESET\ pin provides a hardware method of resetting the
device to reading array data. When the RESET\ pin is driven
low for at least a period of tRP, the device immediately terminates
any operation in progress, tristates all output pins, and ignores
all READ/WRITE commands for the duration of the RESET\
pulse. The device also resets the internal state machine to
reading array data. The operation that was interrupted should
be reinitiated once the device is ready to accept another
command sequence, to ensure data integrity.
Current is reduced for the duration of the RESET\ pulse. When
RESET\ is held at VSS+/-0.3v, the device draws CMOS
STANDBY current (ICC4). If RESET\ is held at VIL but not
within the limits of VCC +/- 0.3v, the MCM Array will be in
STANDBY, but current limits will be higher than those listed
under ICC4.
The RESET\ pin may be tied to the system reset circuitry. A
system reset would thus also reset the FLASH array, enabling
the system to read the boot-up firmware code from the boot
block area of the memory.
Program and Erase Operation Status
During an ERASE or PROGRAM operation, the system may
check the status of the operation by reading the status bits on
each of the seven data I/O bits within each byte of the MCM
FLASH array. Standard READ cycle timings and ICC read
specifications apply. Refer to “Write Operation Status” for
more information, and to “AC Characteristics” for timing
specifications.
Standby Mode
When the system is not READING or WRITING to the device,
it can place the device in the standby mode to save on power
consumption.
The device enters the CMOS STANDBY mode when the CSx\
and RESET\ pins are held at VCC+/-0.3v. If CSx\ and RESET\
are held at VIH, but not within VCC+/-0.3v, the device will be in
STANDBY mode but at levels higher than achievable in full
CMOS STANDBY. The device requires standard access time
(tCE) for read access when the device is in either of these
STANDBY modes, before it is ready to READ data.
If the device is deselected during ERASURE or
PROGRAMMING, the device draws active current until the
operation is completed.
In the DC Characteristics table, ICC3 and ICC4 represent the
STANDBY MODE currents.
Automatic Sleep Mode
The AUTOMATIC SLEEP mode minimizes FLASH device
energy consumption. The device automatically enables this
mode when addresses remain stable for tACC + 30ns.
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价