• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • AS4DDR32M72-10/ET PDF文件及第15页内容在线浏览

AS4DDR32M72-10/ET

AS4DDR32M72-10/ET首页预览图
型号: AS4DDR32M72-10/ET
PDF文件:
  • AS4DDR32M72-10/ET PDF文件
  • AS4DDR32M72-10/ET PDF在线浏览
功能描述: 32Mx72 DDR SDRAM iNTEGRATED Plastic Encapsulated Microcircuit
PDF文件大小: 357.18 Kbytes
PDF页数: 共19页
制造商: AUSTIN[Austin Semiconductor]
制造商LOGO: AUSTIN[Austin Semiconductor] LOGO
制造商网址: http://www.austinsemiconductor.com
捡单宝AS4DDR32M72-10/ET
PDF页面索引
120%
ii
ii
i
PEMPEM
PEMPEM
PEM
2.4G2.4G
2.4G2.4G
2.4G
b SDRAM-DDRb SDRAM-DDR
b SDRAM-DDRb SDRAM-DDR
b SDRAM-DDR
AS4DDR32M72PBG
AS4DDR32M72PBG
Rev. 1.2 06/09
Austin Semiconductor, Inc. reserves the right to change products or specifications without notice.
15
Austin Semiconductor, Inc.
NOTES:
1. All voltages referenced to V
SS.
2. Tests for AC timing, I
CC, and electrical AC and DC characteristics may be
conducted at nominal reference/supply voltage levels, but the related
specifications and device operation are guaranteed for the full voltage
range specified.
3. Outputs measured with equivalent load:
4. AC timing and ICC tests may use a VIL-to-VIH swing of up to 1.5V in the test
environment, but input timing is still referenced to VREF (or to the crossing
point for
CLK/CLK#), and parameter specifications are guaranteed for the
specified AC input levels under normal use conditions. The minimum slew
rate for the input signals used to test the device is 1V/ns in the range
between V
IL(AC) and VIH(AC).
5. The AC and DC input level specifications are as defined in the SSTL_2
Standard (i.e., the receiver will effectively switch as a result of the signal
crossing the AC input level, and will remain in that state as long as the
signal does not ring back above [below] the DC input LOW [HIGH] level).
6. VREF is expected to equal VCCQ/2 of the transmitting device and to track
variations in the DC level of the same. Peak-to-peak noise (noncommon
mode) on VREF may not exceed ±2 percent of the DC value. Thus, from
VCCQ/2, VREF is allowed ±25mV for DC error and an additional ±25mV for
AC noise. This measurement is to be taken at the nearest VREF by-pass
capacitor.
7. V
TT is not applied directly to the device. VTT is a system supply for signal
termination resistors, is expected to be set equal to VREF and must track
variations in the DC level of VREF.
8. VID is the magnitude of the difference between the input level on CLK and
the input level on CLK#.
9. The value of VIX and VMP are expected to equal VCCQ/2 of the transmitting
device and must track variations in the DC level of the same.
10. ICC is dependent on output loading and cycle rates. Specified values are
obtained with minimum cycle time with the outputs open.
11. Enables on-chip refresh and address counters.
12. I
CC specifications are tested after the device is properly initialized, and is
averaged at the defined cycle rate.
13. This parameter is not tested but guaranteed by design. tA = 25
O
C, f = 1
MHz
14. Command/Address input slew rate = 0.5V/ns. For 266 MHz with slew rates
1V/ns and faster, tIS and tIH are reduced to 900ps. If the slew rate is less
than 0.5V/ns, timing must be derated: tIS has an additional 50ps per each
100mV/ns reduction in slew rate from the 500mV/ns. tIH has 0ps added,
that is, it remains constant. If the level, slew rate exceeds 4.5V/ns,
functionality is uncertain.
V
TT
50Ω
Reference
Output
Point
30pF
(V
OUT
)
15. The CLK/CLK# input reference level (for timing referenced to CLK/CLK#)
is the point at which CLK and CLK# cross; the input reference level for
signals other than CLK/CLK# is V
REF.
16. Inputs are not recognized as valid until V
REF stabilizes. Exception: during the
period before VREF stablizes, CKE < 0.3 x VCCQ is recognized as LOW.
17. The output timing reference level, as measured at the timing reference
point indicated in Note 3, is VTT.
18. tHZ and tLZ transitions occur in the same access time windows as valid
data transitions. These parameters are not referenced to a specific voltage
level, but specify when the device output is no longer driving (HZ) or
begins driving (LZ).
19. The maximum limit for this parameter is not a device limit. The device will
operate with a greater value for this parameter, but system performance
(bus turnaround) will degrade accordingly.
20. This is not a device limit. The device will operate with a negative value, but
system performance could be degraded due to bus turnaround.
21. It is recommended that DQS be valid (HIGH or LOW) on or before the
WRITE command. The case shown (DQS going from High-Z to logic LOW)
applies when no WRITEs were previously in progress on the bus. If a
previous WRITE was in progress, DQS could be HIGH during this time,
depending on tDQSS.
22. MIN (tRC or tRFC) for ICC measurements is the smallest multiple of tCK that
meets the minimum absolute value for the respective parameter. tRAS
(MAX) for ICC measurements is the largest multiple of tCK that meets the
maximum absolute value for tRAS.
23. The refresh period 64ms. This equates to an average refresh rate of
However, an AUTO REFRESH command must be asserted at least once
every
70.3µs; burst refreshing or posting by the DRAM controller greater
than eight refresh cycles is not allowed.
24. The I/O capacitance per DQS and DQ byte/group will not differ by more
than this maximum amount for any given device.
25. The valid data window is derived by achieving other specifications - t
HP
(tCK/2), tDQSQ, and tQH (tQH = tHP - tQHS). The data valid window derates
directly porportional with the clock duty cycle and a practical data valid
window can be derived. The clock is allowed a maximum duty cycle
variation of 45/55. Functionality is uncertain when operating beyond a
45/55 ratio. The data valid window derating curves are provided
26. Referenced to each output group: LDQS with DQ0-DQ7; and UDQS with
DQ8-DQ15 of each chip.
27. This limit is actually a nominal value and does not result in a fail value.
CKE is HIGH below for duty cycles ranging between 50/50 and 45/55.
during REFRESH command period (tRFC [MIN]) else CKE is LOW (i.e.,
during standby)
28. To maintain a valid level, the transitioning edge of the input must:
a) Sustain a constant slew rate from the current AC level through to the
target AC level, VIL(AC) or VIH(AC).
b) Reach at least the target AC level.
c) After the AC target level is reached, continue to maintain at least the
target DC level, VIL(DC) or VIH(DC).
160
0
Maximum
Nominal high
Nominal low
Minimum
Nominal high
Nominal low
Minimum
Maximum
-20
140
-40
120
-60
-80
I
OUT
(mA)
I
OUT
(mA)
-100
-120
-140
40
-160
20
-180
0
-200
0.0 0.5 1.0 1.5 2.0 2.5 0.0 0.5 1.0 1.5 2.0 2.5
V
OUT
(V)
V
CCQ -
V
OUT
(V)
100
80
60
FIGURE A - PULL-DOWN CHARACTERISTICS FIGURE B - PULL-UP CHARACTERISTICS
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价