Copyright © 2016–2017, Texas Instruments Incorporated Terminal Configuration and Functions
Submit Documentation Feedback
Product Folder Links: AM5706 AM5708
47
AM5706, AM5708
www.ti.com
SPRS961B –AUGUST 2016–REVISED SEPTEMBER 2017
Table 4-1. Pin Attributes
(1)
(continued)
BALL NUMBER
[1]
BALL NAME [2] SIGNAL NAME [3] PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
BALL
RESET
REL.
STATE [8]
BALL
RESET
REL.
MUXMODE
[9]
I/O
VOLTAGE
VALUE
[10]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
DSIS [15]
P5 RMII_MHZ_50_CLK RMII_MHZ_50_CLK 0 IO PD PD 15 1.8/3.3 vddshv9 Yes Dual
Voltage
LVCMOS
PU/PD 0
vin2a_d11 4 I 0
pr2_pru1_gpi2 12 I
pr2_pru1_gpo2 13 O
gpio5_17 14 IO
Driver off 15 I
E20 rstoutn rstoutn 0 O PD PD 1.8/3.3 vddshv3 Yes Dual
Voltage
LVCMOS
PU/PD
K25 rtck rtck 0 O PU OFF 0 1.8/3.3 vddshv3 Yes Dual
Voltage
LVCMOS
PU/PD
gpio8_29 14 IO
C24 spi1_sclk spi1_sclk 0 IO PD PD 15 1.8/3.3 vddshv3 Yes Dual
Voltage
LVCMOS
PU/PD 0
gpio7_7 14 IO
Driver off 15 I
G25 spi2_sclk spi2_sclk 0 IO PD PD 15 1.8/3.3 vddshv3 Yes Dual
Voltage
LVCMOS
PU/PD 0
uart3_rxd 1 I 1
gpio7_14 14 IO
Driver off 15 I
B24 spi1_cs0 spi1_cs0 0 IO PU PU 15 1.8/3.3 vddshv3 Yes Dual
Voltage
LVCMOS
PU/PD 1
gpio7_10 14 IO
Driver off 15 I
C25 spi1_cs1 spi1_cs1 0 IO PU PU 15 1.8/3.3 vddshv3 Yes Dual
Voltage
LVCMOS
PU/PD 1
spi2_cs1 3 IO 1
gpio7_11 14 IO
Driver off 15 I
E24 spi1_cs2 spi1_cs2 0 IO PU PU 15 1.8/3.3 vddshv3 Yes Dual
Voltage
LVCMOS
PU/PD 1
uart4_rxd 1 I 1
mmc3_sdcd 2 I 1
spi2_cs2 3 IO 1
dcan2_tx 4 IO 1
mdio_mclk 5 O 1
hdmi1_hpd No 6 IO
gpio7_12 14 IO
Driver off 15 I