Copyright © 2016–2017, Texas Instruments Incorporated Terminal Configuration and Functions
Submit Documentation Feedback
Product Folder Links: AM5706 AM5708
37
AM5706, AM5708
www.ti.com
SPRS961B –AUGUST 2016–REVISED SEPTEMBER 2017
Table 4-1. Pin Attributes
(1)
(continued)
BALL NUMBER
[1]
BALL NAME [2] SIGNAL NAME [3] PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
BALL
RESET
REL.
STATE [8]
BALL
RESET
REL.
MUXMODE
[9]
I/O
VOLTAGE
VALUE
[10]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
DSIS [15]
B23 mcasp3_axr1 mcasp3_axr1 0 IO PD PD 15 1.8/3.3 vddshv3 Yes Dual
Voltage
LVCMOS
PU/PD 0
mcasp2_axr15 2 IO 0
uart7_rtsn 3 O
uart5_txd 4 O
vin1a_d0 7 I 0
pr2_mii1_rxlink 11 I 0
pr2_pru0_gpi15 12 I
pr2_pru0_gpo15 13 O
Driver off 15 I
A24 mcasp4_axr0 mcasp4_axr0 0 IO PD PD 15 1.8/3.3 vddshv3 Yes Dual
Voltage
LVCMOS
PU/PD 0
spi3_d0 2 IO 0
uart8_ctsn 3 I 1
uart4_rxd 4 I 1
Driver off 15 I
D23 mcasp4_axr1 mcasp4_axr1 0 IO PD PD 15 1.8/3.3 vddshv3 Yes Dual
Voltage
LVCMOS
PU/PD 0
spi3_cs0 2 IO 1
uart8_rtsn 3 O
uart4_txd 4 O
pr2_pru1_gpi0 12 I
pr2_pru1_gpo0 13 O
Driver off 15 I
AA5 mcasp5_axr0 mcasp5_axr0 0 IO PD PD 15 1.8/3.3 vddshv7 Yes Dual
Voltage
LVCMOS
PU/PD 0
spi4_d0 2 IO 0
uart9_ctsn 3 I 1
uart3_rxd 4 I 1
pr2_mdio_mdclk 11 O
pr2_pru1_gpi3 12 I
pr2_pru1_gpo3 13 O
Driver off 15 I
AC4 mcasp5_axr1 mcasp5_axr1 0 IO PD PD 15 1.8/3.3 vddshv7 Yes Dual
Voltage
LVCMOS
PU/PD 0
spi4_cs0 2 IO 1
uart9_rtsn 3 O
uart3_txd 4 O
pr2_mdio_data 11 IO 1
pr2_pru1_gpi4 12 I
pr2_pru1_gpo4 13 O
Driver off 15 I