SDR122
SDR121
SDR120
SDR123
SDR124
mmcj_clk
mmcj_cmd
mmcj_dat[i:0]
SPRS906_TIMING_MMC3_12
285
AM5706, AM5708
www.ti.com
SPRS961B –AUGUST 2016–REVISED SEPTEMBER 2017
Submit Documentation Feedback
Product Folder Links: AM5706 AM5708
SpecificationsCopyright © 2016–2017, Texas Instruments Incorporated
Figure 5-99. MMC/SD/SDIOj in - SDR12 - Transmitter Mode
5.9.6.20.3.4 MMC3 and MMC4, SD SDR25 Mode
Figure 5-100, Figure 5-101, and Table 5-146, through Table 5-149 present Timing requirements and
Switching characteristics for MMC3 and MMC4 - SD and SDIO SDR25 in receiver and transmitter mode.
Table 5-146. Timing Requirements for MMC3 - SDR25 Mode
(1)
NO. PARAMETER DESCRIPTION MIN MAX UNIT
SDR253 t
su(cmdV-clkH)
Setup time, mmc3_cmd valid before mmc3_clk rising clock edge 5.3 ns
SDR254 t
h(clkH-cmdV)
Hold time, mmc3_cmd valid after mmc3_clk rising clock edge 1.6 ns
SDR257 t
su(dV-clkH)
Setup time, mmc3_dat[i:0] valid before mmc3_clk rising clock edge 5.3 ns
SDR258 t
h(clkH-dV)
Hold time, mmc3_dat[i:0] valid after mmc3_clk rising clock edge 1.6 ns
(1) i in [i:0] = 7
Table 5-147. Switching Characteristics for MMC3 - SDR25 Mode
(2)
NO. PARAMETER DESCRIPTION MIN MAX UNIT
SDR251 fop(clk) Operating frequency, mmc3_clk 48 MHz
SDR252
H
t
w(clkH)
Pulse duration, mmc3_clk high 0.5 × P-
0.270
(1)
ns
SDR252L t
w(clkL)
Pulse duration, mmc3_clk low 0.5 × P-
0.270
(1)
ns
SDR255 t
d(clkL-cmdV)
Delay time, mmc3_clk falling clock edge to mmc3_cmd transition -8.8 6.6 ns
SDR256 t
d(clkL-dV)
Delay time, mmc3_clk falling clock edge to mmc3_dat[i:0] transition -8.8 6.6 ns
(1) P = output mmc3_clk period in ns
(2) i in [i:0] = 7
Table 5-148. Timing Requirements for MMC4 - SDR25 Mode
(1)
NO. PARAMETER DESCRIPTION MIN MAX UNIT
SDR255 t
su(cmdV-clkH)
Setup time, mmc4_cmd valid before mmc4_clk rising clock edge 5.3 ns
SDR256 t
h(clkH-cmdV)
Hold time, mmc4_cmd valid after mmc4_clk rising clock edge 1.6 ns
SDR257 t
su(dV-clkH)
Setup time, mmc4_dat[i:0] valid before mmc4_clk rising clock edge 5.3 ns
SDR258 t
h(clkH-dV)
Hold time, mmc4_dat[i:0] valid after mmc4_clk rising clock edge 1.6 ns
(1) i in [i:0] = 3
Table 5-149. Switching Characteristics for MMC4 - SDR25 Mode
(2)
NO. PARAMETER DESCRIPTION MIN MAX UNIT
SDR251 fop(clk) Operating frequency, mmc4_clk 48 MHz
SDR252
H
t
w(clkH)
Pulse duration, mmc4_clk high 0.5 × P-
0.270
(1)
ns