mii _txclkn
2
3
1
4
4
SPRS906_TIMING_GMAC_MIITXCLK_02
mii _rxclkn
2
3
1
4
4
SPRS906_TIMING_GMAC_MIIRXCLK_01
253
AM5706, AM5708
www.ti.com
SPRS961B –AUGUST 2016–REVISED SEPTEMBER 2017
Submit Documentation Feedback
Product Folder Links: AM5706 AM5708
SpecificationsCopyright © 2016–2017, Texas Instruments Incorporated
Table 5-88. Timing Requirements for miin_rxclk - MII Operation (continued)
NO. PARAMETER DESCRIPTION SPEED MIN MAX UNIT
2 t
w(RX_CLKH)
Pulse duration, miin_rxclk high 10 Mbps 140 260 ns
100 Mbps 14 26 ns
3 t
w(RX_CLKL)
Pulse duration, miin_rxclk low 10 Mbps 140 260 ns
100 Mbps 14 26 ns
4 t
t(RX_CLK)
Transition time, miin_rxclk 10 Mbps 3 ns
100 Mbps 3 ns
Figure 5-64. Clock Timing (GMAC Receive) - MIIn operation
Table 5-89 and Figure 5-65 present timing requirements for MIIn in transmit operation.
Table 5-89. Timing Requirements for miin_txclk - MII Operation
NO. PARAMETER DESCRIPTION SPEED MIN MAX UNIT
1 t
c(TX_CLK)
Cycle time, miin_txclk 10 Mbps 400 ns
100 Mbps 40 ns
2 t
w(TX_CLKH)
Pulse duration, miin_txclk high 10 Mbps 140 260 ns
100 Mbps 14 26 ns
3 t
w(TX_CLKL)
Pulse duration, miin_txclk low 10 Mbps 140 260 ns
100 Mbps 14 26 ns
4 t
t(TX_CLK)
Transition time, miin_txclk 10 Mbps 3 ns
100 Mbps 3 ns
Figure 5-65. Clock Timing (GMAC Transmit) - MIIn operation
Table 5-90 and Figure 5-66 present timing requirements for GMAC MIIn Receive 10/100Mbit/s.
Table 5-90. Timing Requirements for GMAC MIIn Receive 10/100 Mbit/s
NO. PARAMETER DESCRIPTION MIN MAX UNIT
1
t
su(RXD-RX_CLK)
Setup time, receive selected signals valid before miin_rxclk 8 nst
su(RX_DV-RX_CLK)
t
su(RX_ER-RX_CLK)