Copyright © 2016–2017, Texas Instruments IncorporatedTerminal Configuration and Functions
Submit Documentation Feedback
Product Folder Links: AM5706 AM5708
24
AM5706, AM5708
SPRS961B –AUGUST 2016–REVISED SEPTEMBER 2017
www.ti.com
Table 4-1. Pin Attributes
(1)
(continued)
BALL NUMBER
[1]
BALL NAME [2] SIGNAL NAME [3] PN [4]
MUXMODE
[5]
TYPE [6]
BALL
RESET
STATE [7]
BALL
RESET
REL.
STATE [8]
BALL
RESET
REL.
MUXMODE
[9]
I/O
VOLTAGE
VALUE
[10]
POWER
[11]
HYS [12]
BUFFER
TYPE [13]
PULL
UP/DOWN
TYPE [14]
DSIS [15]
A5
(10)
gpmc_a26 gpmc_a26 0 O PD PD 15 1.8/3.3 vddshv11 Yes Dual
Voltage
LVCMOS
PU/PD
mmc2_dat2 1 IO 1
gpmc_a20 2 O
vin2b_d7 6 I 0
gpio2_16 14 IO
Driver off 15 I
B6
(10)
gpmc_a27 gpmc_a27 0 O PD PD 15 1.8/3.3 vddshv11 Yes Dual
Voltage
LVCMOS
PU/PD
mmc2_dat3 1 IO 1
gpmc_a21 2 O
vin2b_hsync1 6 I
gpio2_17 14 IO
Driver off 15 I
F1 gpmc_ad0 gpmc_ad0 0 IO OFF OFF 15 1.8/3.3 vddshv10 Yes Dual
Voltage
LVCMOS
PU/PD 0
vin1a_d0 2 I 0
vout3_d0 No 3 O
gpio1_6 14 IO
sysboot0 15 I
E2 gpmc_ad1 gpmc_ad1 0 IO OFF OFF 15 1.8/3.3 vddshv10 Yes Dual
Voltage
LVCMOS
PU/PD 0
vin1a_d1 2 I 0
vout3_d1 No 3 O
gpio1_7 14 IO
sysboot1 15 I
E1 gpmc_ad2 gpmc_ad2 0 IO OFF OFF 15 1.8/3.3 vddshv10 Yes Dual
Voltage
LVCMOS
PU/PD 0
vin1a_d2 2 I 0
vout3_d2 No 3 O
gpio1_8 14 IO
sysboot2 15 I
C1 gpmc_ad3 gpmc_ad3 0 IO OFF OFF 15 1.8/3.3 vddshv10 Yes Dual
Voltage
LVCMOS
PU/PD 0
vin1a_d3 2 I 0
vout3_d3 No 3 O
gpio1_9 14 IO
sysboot3 15 I
D1 gpmc_ad4 gpmc_ad4 0 IO OFF OFF 15 1.8/3.3 vddshv10 Yes Dual
Voltage
LVCMOS
PU/PD 0
vin1a_d4 2 I 0
vout3_d4 No 3 O
gpio1_10 14 IO
sysboot4 15 I