Copyright © 2016–2017, Texas Instruments IncorporatedSpecifications
Submit Documentation Feedback
Product Folder Links: AM5706 AM5708
210
AM5706, AM5708
SPRS961B –AUGUST 2016–REVISED SEPTEMBER 2017
www.ti.com
Virtual IO Timings Modes must be used to guaranteed some IO timings for GPMC. See Table 5-29 Modes Summary for a list of IO timings
requiring the use of Virtual IO Timings Modes. See Table 5-53 Virtual Functions Mapping for GPMC for a definition of the Virtual modes.
Table 5-53 presents the values for DELAYMODE bitfield.
Table 5-53. Virtual Functions Mapping for GPMC
BALL BALL NAME Delay Mode Value MUXMODE
GPMC_VIRTUAL1 0 1 2 3 5 6 14
(1)
14
(1)
H5 gpmc_advn_al
e
15 gpmc_advn_al
e
gpmc_cs6 gpmc_wait1 gpmc_a2 gpmc_a23
B4 gpmc_ad15 13 gpmc_ad15
B1 gpmc_ad6 13 gpmc_ad6
E1 gpmc_ad2 13 gpmc_ad2
E10 vin2a_d9 9 gpmc_a25
G6 gpmc_wen 15 gpmc_wen
A3 gpmc_ad14 13 gpmc_ad14
H3 gpmc_a13 15 gpmc_a13
K4 gpmc_a8 14 gpmc_a8
H4 gpmc_a14 15 gpmc_a14
D1 gpmc_ad4 13 gpmc_ad4
A5 gpmc_a26 15 gpmc_a26 gpmc_a20
F1 gpmc_ad0 13 gpmc_ad0
F6 gpmc_wait0 15 gpmc_wait0
C10 vin2a_d11 9 gpmc_a23
E2 gpmc_ad1 13 gpmc_ad1
C4 gpmc_ad13 13 gpmc_ad13
L2 gpmc_a2 14 gpmc_a2
D2 gpmc_ad5 13 gpmc_ad5
B10 vin2a_d8 9 gpmc_a26
F3 gpmc_cs0 15 gpmc_cs0
E8 vin2a_hsync0 9 gpmc_a27
K3 gpmc_a4 14 gpmc_a4
H2 gpmc_ben0 15 gpmc_ben0 gpmc_cs4
J1 gpmc_a6 14 gpmc_a6
K6 gpmc_a15 15 gpmc_a15
B3 gpmc_ad11 13 gpmc_ad11