• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • AD829SQ PDF文件及第12页内容在线浏览

AD829SQ

AD829SQ首页预览图
型号: AD829SQ
PDF文件:
  • AD829SQ PDF文件
  • AD829SQ PDF在线浏览
功能描述: High Speed, Low Noise Video Op Amp
PDF文件大小: 385.79 Kbytes
PDF页数: 共20页
制造商: AD[Analog Devices]
制造商LOGO: AD[Analog Devices] LOGO
制造商网址: http://www.analog.com
捡单宝AD829SQ
PDF页面索引
120%
AD829 Data Sheet
Rev. I | Page 12 of 20
THEORY OF OPERATION
The AD829 is fabricated on the Analog Devices, Inc., proprietary
complementary bipolar (CB) process, which provides PNP and
NPN transistors with similar f
T
s of 600 MHz. As shown in
Figure 35, the AD829 input stage consists of an NPN differential
pair in which each transistor operates at a 600 µA collector current.
This gives the input devices a high transconductance, which in
turn gives the AD829 a low noise figure of 2 nV/√Hz at 1 kHz.
Figure 35. Simplified Schematic
The input stage drives a folded cascode that consists of a fast pair of
PNP transistors. These PNPs drive a current mirror that provides a
differential-input-to-single-ended-output conversion. The high
speed PNPs are also used in the current-amplifying output stage,
which provides a high current gain of 40,000. Even under heavy
loading conditions, the high f
T
s of the NPN and PNPs, produced
using the CB process, permit cascading two stages of emitter
followers while maintaining 60 phase margin at closed-loop
bandwidths greater than 50 MHz.
Two stages of complementary emitter followers also effectively
buffer the high impedance compensation node (at the C
COMP
pin)
from the output so that the AD829 can maintain a high dc open-
loop gain, even into low load impedances (92 dB into a 150 Ω
load and 100 dB into a 1 kΩ load). Laser trimming and PTAT
biasing ensure low offset voltage and low offset voltage drift,
enabling the user to eliminate ac coupling in many applications.
For added flexibility, the AD829 provides access to the internal
frequency compensation node. This allows users to customize the
frequency response characteristics for a particular application.
Unity-gain stability requires a compensation capacitance of 68 pF
(Pin 5 to ground), which yields a small signal bandwidth of
66 MHz and slew rate of 16 V/µs. The slew rate and gain
bandwidth product varies inversely with compensation
capacitance. Table 4 and Figure 37 show the optimum
compensation capacitance and the resulting slew rate for
a desired noise gain.
For gains between 1 and 20, choose C
COMP
to keep the small signal
bandwidth relatively constant. The minimum gain that will still
provide stability depends on the value of the external
compensation capacitance.
An RC network in the output stage (see Figure 35) completely
removes the effect of capacitive loading when the amplifier
compensates for closed-loop gains of 10 or higher. At low
frequencies, and with low capacitive loads, the gain from the
compensation node to the output is very close to unity. In this case,
C is bootstrapped and does not contribute to the compensation
capacitance of the device. As the capacitive load increases, a pole
forms with the output impedance of the output stage, which
reduces the gain, and subsequently, C is incompletely
bootstrapped. Therefore, some fraction of C contributes to the
compensation capacitance, and the unity-gain bandwidth falls.
As the load capacitance is further increased, the bandwidth
continues to fall, and the amplifier remains stable.
EXTERNALLY COMPENSATING THE AD829
The AD829 is stable with no external compensation for noise
gains greater than 20. For lower gains, two different methods of
frequency compensating the amplifier can be used to achieve
closed-loop stability: shunt and current feedback compensation.
SHUNT COMPENSATION
Figure 36 and Figure 37 show that shunt compensation has an
external compensation capacitor, C
COMP
, connected between the
compensation pin and ground. This external capacitor is tied in
parallel with approximately 3 pF of internal capacitance at the
compensation node. In addition, a small capacitance, C
LEAD
, in
parallel with resistor R2, compensates for the capacitance at the
inverting input of the amplifier.
Figure 36. Inverting Amplifier Connection Using External Shunt
Compensation
Figure 37. Noninverting Amplifier Connection Using External Shunt
Compensation
Table 4 gives the recommended C
COMP
and C
LEAD
values, as well
as the corresponding slew rates and bandwidth. The capacitor
values were selected to provide a small signal frequency response
with <1 dB of peaking and <10% overshoot. For Table 4, ±15 V
00880-035
–IN+IN
1.2mA
OFFSET NULL
C
12.5pF
R
500
OUTPUT
+V
S
–V
S
C
COMP
15
15
00880-036
2
3
7
6
4
+
AD829
+V
S
–V
S
0.1µF
0.1µF
5
C
COMP
50
50
COAX
CABLE
R1
C
LEAD
R2
V
OUT
1k
V
IN
00880-037
3
2
7
6
4
+
AD829
+V
S
–V
S
0.1µF
0.1µF
C
LEAD
5
C
COMP
50
50
CABLE
V
OUT
R2
R1
1k
V
IN
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价