• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • A40MX02-BGG208 PDF文件及第49页内容在线浏览

A40MX02-BGG208

A40MX02-BGG208首页预览图
型号: A40MX02-BGG208
PDF文件:
  • A40MX02-BGG208 PDF文件
  • A40MX02-BGG208 PDF在线浏览
功能描述: 40MX and 42MX FPGA Families
PDF文件大小: 7439.21 Kbytes
PDF页数: 共142页
制造商: MICROSEMI[Microsemi Corporation]
制造商LOGO: MICROSEMI[Microsemi Corporation] LOGO
制造商网址: http://www.microsemi.com
捡单宝A40MX02-BGG208
PDF页面索引
120%
40MX and 42MX FPGA Families
Revision 11 1-45
CMOS Output Mo dule Timing
4
t
DLH
Data-to-Pad HIGH 5.5 6.4 7.2 8.5 11.9 ns
t
DHL
Data-to-Pad LOW 4.8 5.5 6.2 7.3 10.2 ns
t
ENZH
Enable Pad Z to HIGH 4.7 5.5 6.2 7.3 10.2 ns
t
ENZL
Enable Pad Z to LOW 6.8 7.9 8.9 10.5 14.7 ns
t
ENHZ
Enable Pad HIGH to Z 11.1 12.8 14.5 17.1 23.9 ns
t
ENLZ
Enable Pad LOW to Z 8.2 9.5 10.7 12.6 17.7 ns
d
TLH
Delta LOW to HIGH 0.05 0.05 0.06 0.07 0.10 ns/pF
d
THL
Delta HIGH to LOW 0. 03 0.03 0.04 0.04 0.06 ns /pF
Table 1-29 • A40MX02 Timing Characteristics (Nominal 3.3 V Operation) (continued)
(Worst-Case Commercial Conditions, VCC = 3.0 V, T
J
= 70°C)
–3 Speed –2 Speed –1 Speed Std Speed –F Speed
Parameter / Description Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units
Notes:
1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for
estimating device performance. Post-route timing analysis or simulation is required to determine actual performance.
2. Set-up times assume fanout of 3. Further testing information can be obtained from the Timer utility.
3. The hold time for the DFME1A macro may be greater than 0 ns. Use the Timer tool from the Designer software to check
the hold time for th is ma cro.
4. Delays based on 35 pF loading.
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价