• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • A14V60AA-1CQ208B PDF文件及第44页内容在线浏览

A14V60AA-1CQ208B

A14V60AA-1CQ208B首页预览图
型号: A14V60AA-1CQ208B
PDF文件:
  • A14V60AA-1CQ208B PDF文件
  • A14V60AA-1CQ208B PDF在线浏览
功能描述: Accelerator Series FPGAs - ACT 3Family
PDF文件大小: 479.35 Kbytes
PDF页数: 共68页
制造商: ACTEL[Actel Corporation]
制造商LOGO: ACTEL[Actel Corporation] LOGO
制造商网址: http://www.actel.com
捡单宝A14V60AA-1CQ208B
PDF页面索引
120%
1-218
A14100A, A14V100A Timing Characteristics (continued)
(Worst-Case Commercial Conditions)
Note:
1. Delays based on 35pF loading.
Dedicated (Hard-Wired) I/O Clock
Network ‘–3’ Speed ‘–2’ Speed ‘–1’ Speed ‘Std’ Speed 3.3V Speed
Parameter Description Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units
t
IOCKH
Input Low to High
(Pad to I/O Module Input) 2.3 2.6 3.0 3.5 4.5 ns
t
IOPWH
Minimum Pulse Width High 2.4 3.3 3.8 4.8 6.5 ns
t
IOPWL
Minimum Pulse Width Low 2.4 3.3 3.8 4.8 6.5 ns
t
IOSAPW
Minimum Asynchronous
Pulse Width 2.4 3.3 3.8 4.8 6.5 ns
t
IOCKSW
Maximum Skew 0.6 0.6 0.7 0.8 0.6 ns
t
IOP
Minimum Period 5.0 6.8 8.0 10.0 13.4 ns
f
IOMAX
Maximum Frequency 200 150 125 100 75 MHz
Dedicated (Hard-Wired) Array Clock
Network
t
HCKH
Input Low to High
(Pad to S-Module Input) 3.7 4.1 4.7 5.5 7.0 ns
t
HCKL
Input High to Low
(Pad to S-Module Input) 3.7 4.1 4.7 5.5 7.0 ns
t
HPWH
Minimum Pulse Width High 2.4 3.3 3.8 4.8 6.5 ns
t
HPWL
Minimum Pulse Width Low 2.4 3.3 3.8 4.8 6.5 ns
t
HCKSW
Maximum Skew 0.6 0.6 0.7 0.8 0.6 ns
t
HP
Minimum Period 5.0 6.8 8.0 10.0 13.4 ns
f
HMAX
Maximum Frequency 200 150 125 100 75 MHz
Routed Array Clock Networks
t
RCKH
Input Low to High (FO=256) 6.0 6.8 7.7 9.0 11.8 ns
t
RCKL
Input High to Low (FO=256) 6.0 6.8 7.7 9.0 11.8 ns
t
RPWH
Min. Pulse Width High
(FO=256) 4.1 4.5 5.4 6.1 8.2 ns
t
RPWL
Min. Pulse Width Low
(FO=256) 4.1 4.5 5.4 6.1 8.2 ns
t
RCKSW
Maximum Skew (FO=128) 1..2 1.4 1.6 1.8 1.8 ns
t
RP
Minimum Period (FO=256) 8.3 9.3 11.1 12.5 16.7 ns
f
RMAX
Maximum Frequency
(FO=256) 120 105 90 80 60 MHz
Clock-to-Clock Skews
t
IOHCKSW
I/O Clock to H-Clock Skew 0.0 2.6 0.0 2.7 0.0 2.9 0.0 3.0 0.0 3.0 ns
t
IORCKSW
I/O Clock to R-Clock Skew
(FO = 64)
(FO = 350)
0.0
0.0
1.7
5.0
0.0
0.0
17
5.0
0.0
0.0
1.7
5.0
0.0
0.0
1.7
5.0
0.0
0.0
5.0
5.0 ns
t
HRCKSW
H-Clock to R-Clock Skew
(FO = 64)
(FO = 350)
0.0
0.0
1.3
3.0
0.0
0.0
1.0
3.0
0.0
0.0
1.0
3.0
0.0
0.0
1.0
3.0
0.0
0.0
1.0
3.0 ns
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价