• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • A14V60AA-1CQ208B PDF文件及第30页内容在线浏览

A14V60AA-1CQ208B

A14V60AA-1CQ208B首页预览图
型号: A14V60AA-1CQ208B
PDF文件:
  • A14V60AA-1CQ208B PDF在线浏览
功能描述: Accelerator Series FPGAs - ACT 3Family
PDF文件大小: 479.35 Kbytes
PDF页数: 共68页
制造商: ACTEL[Actel Corporation]
制造商LOGO: ACTEL[Actel Corporation] LOGO
制造商网址: http://www.actel.com
捡单宝
PDF页面索引
100%
1-204
A1425A, A14V25A Timing Characteristics (continued)
(Worst-Case Commercial Conditions)
Note:
1. Routing delays are for typical designs across worst-case operating conditions. These parameters should be used for estimating device
performance. Post-route timing analysis or simulation is required to determine actual worst-case performance. Post-route timing is based
on actual routing delay measurements performed on the device prior to shipment.
I/O Module Input Propagation Delays ‘–3’ Speed ‘–2’ Speed ‘–1’ Speed ‘Std’ Speed 3.3V Speed
Parameter Description Min. Max. Min. Max. Min. Max. Min. Max. Min. Max. Units
t
INY
Input Data Pad to Y 2.8 3.2 3.6 4.2 5.5 ns
t
ICKY
Input Reg IOCLK Pad to Y 4.7 5.3 6.0 7.0 9.2 ns
t
OCKY
Output Reg IOCLK Pad to Y 4.7 5.3 6.0 7.0 9.2 ns
t
ICLRY
Input Asynchronous
Clear to Y 4.7 5.3 6.0 7.0 9.2 ns
t
OCLRY
Output Asynchronous
Clear to Y 4.7 5.3 6.0 7.0 9.2 ns
Predicted Input Routing Delays
1
t
IRD1
FO=1 Routing Delay 0.9 1.0 1.1 1.3 1.7 ns
t
IRD2
FO=2 Routing Delay 1.2 1.4 1.6 1.8 2.4 ns
t
IRD3
FO=3 Routing Delay 1.4 1.6 1.8 2.1 2.8 ns
t
IRD4
FO=4 Routing Delay 1.7 1.9 2.2 2.5 3.3 ns
t
IRD8
FO=8 Routing Delay 2.8 3.2 3.6 4.2 5.5 ns
I/O Module Sequential Timing
t
INH
Input F-F Data Hold
(w.r.t. IOCLK Pad) 0.0 0.0 0.0 0.0 0.0 ns
t
INSU
Input F-F Data Setup
(w.r.t. IOCLK Pad) 1.8 2.0 2.3 2.7 3.0 ns
t
IDEH
Input Data Enable Hold
(w.r.t. IOCLK Pad) 0.0 0.0 0.0 0.0 0.0 ns
t
IDESU
Input Data Enable Setup
(w.r.t. IOCLK Pad) 5.8 6.5 7.5 8.6 8.6 ns
t
OUTH
Output F-F Data Hold
(w.r.t. IOCLK Pad) 0.7 0.8 0.9 1.0 1.0 ns
t
OUTSU
Output F-F Data Setup
(w.r.t. IOCLK Pad) 0.7 0.8 0.9 1.0 1.0 ns
t
ODEH
Output Data Enable Hold
(w.r.t. IOCLK Pad) 0.3 0.4 0.4 0.5 0.5 ns
t
ODESU
Output Data Enable Setup
(w.r.t. IOCLK Pad) 1.3 1.5 1.7 2.0 2.0 ns
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  • *联系人:
  • *邮箱:
  •  QQ:
  • *电话:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2021 粤ICP备15059004号