66AK2L06
www.ti.com
SPRS930 –APRIL 2015
Table 7-23. System Event Mapping — ARM CorePac Interrupts (continued)
EVENT NO. EVENT NAME DESCRIPTION
250 QMSS_INTD_2_HIGH_21 Navigator second hi interrupt
251 QMSS_INTD_2_HIGH_22 Navigator second hi interrupt
252 QMSS_INTD_2_HIGH_23 Navigator second hi interrupt
253 QMSS_INTD_2_HIGH_24 Navigator second hi interrupt
254 QMSS_INTD_2_HIGH_25 Navigator second hi interrupt
255 QMSS_INTD_2_HIGH_26 Navigator second hi interrupt
256 QMSS_INTD_2_HIGH_27 Navigator second hi interrupt
257 QMSS_INTD_2_HIGH_28 Navigator second hi interrupt
258 QMSS_INTD_2_HIGH_29 Navigator second hi interrupt
259 QMSS_INTD_2_HIGH_30 Navigator second hi interrupt
260 QMSS_INTD_2_HIGH_31 Navigator second hi interrupt
261 QMSS_INTD_2_LOW_0 Navigator second interrupt
262 QMSS_INTD_2_LOW_1 Navigator second interrupt
263 QMSS_INTD_2_LOW_2 Navigator second interrupt
264 QMSS_INTD_2_LOW_3 Navigator second interrupt
265 QMSS_INTD_2_LOW_4 Navigator second interrupt
266 QMSS_INTD_2_LOW_5 Navigator second interrupt
267 QMSS_INTD_2_LOW_6 Navigator second interrupt
268 QMSS_INTD_2_LOW_7 Navigator second interrupt
269 QMSS_INTD_2_LOW_8 Navigator second interrupt
270 QMSS_INTD_2_LOW_9 Navigator second interrupt
271 QMSS_INTD_2_LOW_10 Navigator second interrupt
272 QMSS_INTD_2_LOW_11 Navigator second interrupt
273 QMSS_INTD_2_LOW_12 Navigator second interrupt
274 QMSS_INTD_2_LOW_13 Navigator second interrupt
275 QMSS_INTD_2_LOW_14 Navigator second interrupt
276 QMSS_INTD_2_LOW_15 Navigator second interrupt
277 UART_0_UARTINT UART0 interrupt
278 UART_0_URXEVT UART0 receive event
279 UART_0_UTXEVT UART0 transmit event
280 UART_1_UARTINT UART1 interrupt
281 UART_1_URXEVT UART1 receive event
282 UART_1_UTXEVT UART1 transmit event
283 I2C_0_INT I2C interrupt
284 I2C_0_REVT I2C receive event
285 I2C_0_XEVT I2C transmit event
286 I2C_1_INT I2C interrupt
287 I2C_1_REVT I2C receive event
288 I2C_1_XEVT I2C transmit event
289 I2C_2_INT I2C interrupt
290 I2C_2_REVT I2C receive event
291 I2C_2_XEVT I2C transmit event
292 SPI_0_INT0 SPI interrupt
293 SPI_0_INT1 SPI interrupt
294 SPI_0_XEVT SPI DMA TX event
295 SPI_0_REVT SPI DMA RX event
296 SPI_1_INT0 SPI interrupt
Copyright © 2015, Texas Instruments Incorporated Memory, Interrupts, and EDMA for 66AK2L06 91
Submit Documentation Feedback
Product Folder Links: 66AK2L06