66AK2L06
www.ti.com
SPRS930 –APRIL 2015
Table 7-22. System Event Mapping — C66x CorePac Primary Interrupts (continued)
EVENT NO. EVENT NAME DESCRIPTION
106 GPIO_INTN GPIO interrupt
107 CIC_OUT12_PLUS_16_MUL_N CIC Interrupt Controller output
(1)
108 CIC_OUT34 CIC Interrupt Controller output
(1)
109 CIC_2_OUT13 CIC Interrupt Controller output
(1)
110 MDMAERREVT DMA internal bus error event
111 Reserved
112 EDMACC_0_TC_AET_INT EDMA3CC0 AET event
113 PMC_ED Single bit error detected during DMA read
114 EDMACC_1_TC_AET_INT EDMA3CC1 AET event
115 EDMACC_2_TC_AET_INT EDMA3CC2 AET event
116 UMC_ED1 Corrected bit error detected
117 UMC_ED2 Uncorrected bit error detected
118 PDC_INT Power down sleep interrupt
119 SYS_CMPA SYS CPU MP fault event
120 PMC_CMPA CPU memory protection fault
121 PMC_DMPA DMA memory protection fault
122 DMC_CMPA CPU memory protection fault
123 DMC_DMPA DMA memory protection fault
124 UMC_CMPA CPU memory protection fault
125 UMC_DMPA DMA memory protection fault
126 EMC_CMPA CPU memory protection fault
127 EMC_BUSERR Bus error interrupt
NOTE
Event No. 0 is identical to ARM GIC interrupt ID 0.
Table 7-23 lists the ARM CorePac event inputs
Table 7-23. System Event Mapping — ARM CorePac Interrupts
EVENT NO. EVENT NAME DESCRIPTION
0 RSTMUX_INT8 Boot config watchdog timer expiration (timer 16) event for ARM Core 0
1 RSTMUX_INT9 Boot config watchdog timer expiration (timer 17) event for ARM Core 1
2 Reserved
3 Reserved
4 IPC_GR8 Boot config IPCG
5 IPC_GR9 Boot config IPCG
6 Reserved
7 Reserved
8 SEM_INT8 Semaphore interrupt
9 SEM_INT9 Semaphore interrupt
10 Reserved
11 Reserved
12 SEM_ERR8 Semaphore error interrupt
13 SEM_ERR9 Semaphore error interrupt
14 Reserved
Copyright © 2015, Texas Instruments Incorporated Memory, Interrupts, and EDMA for 66AK2L06 85
Submit Documentation Feedback
Product Folder Links: 66AK2L06