66AK2L06
www.ti.com
SPRS930 –APRIL 2015
11.31.1 Concurrent Use of Debug Port
The following combinations are possible concurrently:
• Trigger 0/1
• Trigger 0/1 and STM Trace (up to 4 data pins)
• Trigger 0/1 and STM Trace (up to 4 data pins) and C66x Trace (up to 20 data pins)
• Trigger 0/1 and STM Trace (1-4 data pins) and ARM Trace (27-24 data pins)
• STM Trace (1-4 data pins) and ARM Trace (29-26 data pins)
• Trigger 0/1 and ARM Trace (up to 29 data pins)
• ARM Trace (up to 32 data pins)
ARM and DSP simultaneous trace is not supported.
11.31.2 Master ID for HW and SW Messages
Table 11-70 describes the master ID for the various hardware and software masters of the STM.
Table 11-70. MSTID Mapping for Hardware Instrumentation (CPTRACERS)
CLOCK
MSTID [7:0] CPTRACER NAME DOMAIN SID[4:0] DESCRIPTION
0x94-0x97 CPT_MSMCx_MST, where x = SYSCLK1/1 0x0..3 MSMC SRAM Bank 0 to MSMC SRAM Bank 3 monitors
0..3
0xB1 CPT_MSMC4_MST SYSCLK1/1 0x4 MSMC SRAM Bank 4
0xAE - 0xB0 CPT_MSMCx_MST, where x = SYSCLK1/1 0x5..7 MSMC SRAM Bank 5to MSMC SRAM Bank 7 monitors
5..7
0x98 CPT_DDR3A_MST SYSCLK1/1 0x8 MSMC DDR3A port monitor
0x8C - 0x93 CPT_L2_x_MST, where x = 0..3 SYSCLK1/3 0x9..0x10 DSP 0 to 3 SDMA port monitors
0xA4 CPT_TPCC0_4_MST SYSCLK1/3 0x11 EDMA 0 CFG port monitor
0xA5 CPT_TPCC1_2_3_MST SYSCLK1/3 0x12 EDMA 1and EDMA2 CFG port monitor
0xA6 CPT_INTC_MST SYSCLK1/3 0x13 INTC port monitor (for INTC 0/1 and GIC400)
0x99 CPT_SM_MST SYSCLK1/3 0x14 Semaphore CFG port monitors
0x9A CPT_QM_CFG1_MST SYSCLK1/3 0x15 QMSS CFG1 port monitor
0xA0 CPT_QM_CFG2_MST SYSCLK1/3 0x16 QMSS CFG2 port monitor
0x9B CPT_QM_M_MST SYSCLK1/3 0x17 QM_M CFG/DMA port monitor
0xA7 CPT_SPI_ROM_EMIF16_MST SYSCLK1/3 0x18 SPI ROM EMIF16 CFG port monitor
0x9C CPT_CFG_MST SYSCLK1/3 0x19 SCR_3P_B and SCR_6P_B CFG peripheral port
monitors
0x9D Reserved
0x9E Reserved
0x9F Reserved
Table 11-71. MSTID Mapping for Software Messages
MSTID [7:0] CORE NAME DESCRIPTION
0x0 C66x CorePac0 C66x CorePac MDMA Master ID
0x1 C66x CorePac1 C66x CorePac MDMA Master ID
0x2 C66x CorePac2 C66x CorePac MDMA Master ID
0x3 C66x CorePac3 C66x CorePac MDMA Master ID
0x4 Reserved
0x5 Reserved
0x6 Reserved
0x7 Reserved
0x8 A15 Core0 ARM Master IDs
Copyright © 2015, Texas Instruments Incorporated 66AK2L06 Peripheral Information and Electrical Specifications 287
Submit Documentation Feedback
Product Folder Links: 66AK2L06
