DFESYSCLKREF
7
SYSCLKP
SYSCLKN
9
66AK2L06
www.ti.com
SPRS930 –APRIL 2015
Table 11-44. DFESYNCOUTSync Output Pulse Switching Characteristics (continued)
(see Figure 11-40)
NO. PARAMETER MIN MAX UNIT
2 tw(DFESYNCOUTP0L) Pulse Duration, DFESYNCOUT(P)0 Low 2P ns
1 tw(DFESYNCOUTP0H) Pulse Duration, DFESYNCOUT(P)0 High 2P ns
2 tw(DFESYNCOUTN1L) Pulse Duration, DFESYNCOUT(N)1 Low 2P ns
1 tw(DFESYNCOUTN1H) Pulse Duration, DFESYNCOUT(N)1 High 2P ns
2 tw(DFESYNCOUTP1L) Pulse Duration, DFESYNCOUT(P)1 Low 2P ns
1 tw(DFESYNCOUTP1H) Pulse Duration, DFESYNCOUT(P)1 High 2P ns
Figure 11-40. DFESYNCIN Sync Input Pulse Timing
Table 11-45. DFESYSREF Input Pulse Timing Requirements
(see Figure 11-41)
NO. PARAMETER MIN MAX UNIT
9 th(DFESYSREFN-SYSCLKP) Hold Time - DFESYSREFN valid after SYSCLKP high 1 ns
9 th(DFESYSREFN-SYSCLKN) Hold Time - DFESYSREFN valid after SYSCLKN low 1 ns
9 th(DFESYSREFP-SYSCLKP) Hold Time - DFESYSREFP valid after SYSCLKP high 1 ns
9 th(DFESYSREFP-SYSCLKN) Hold Time - DFESYSREFP valid after SYSCLKN low 1 ns
7 tr(DFESYSREFN) Rise Time - DFESYSREFN 10% to 90% 350 ns
7 tf(DFESYSREFN) Fall Time - DFESYSREFN 10% to 90% 350 ns
7 tr(DFESYSREFP) Rise Time - DFESYSREFP 10% to 90% 350 ns
7 tf(DFESYSREFP) Fall Time - DFESYSREFP 10% to 90% 350 ns
Figure 11-41. DFESYSREF Input Pulse Timing
11.9 External Interrupts
11.9.1 External Interrupts Electrical Data/Timing
Table 11-46. NMI and LRESET Timing Requirements
(1)
(see Figure 11-42)
NO. MIN MAX UNIT
1 tsu( LRESET - LRESETNMIEN ) Setup time - LRESET valid before LRESETNMIEN low 12*P ns
1 tsu( NMI - LRESETNMIEN ) Setup time - NMI valid before LRESETNMIEN low 12*P ns
1 tsu(CORESELn- LRESETNMIEN ) Setup time - CORESEL[2:0] valid before LRESETNMIEN low 12*P ns
(1) P = 1/SYSCLK1 clock frequency in ns.
Copyright © 2015, Texas Instruments Incorporated 66AK2L06 Peripheral Information and Electrical Specifications 257
Submit Documentation Feedback
Product Folder Links: 66AK2L06