peak-to-peak
Differential
Input Voltage
(300 mV to 850 mV)
0
T Reference Clock Period
C
10% to 90%
of peak-to-peak
Voltage
T = 75 ps Min to 500 ps Max
for 300 mv Transition
Voltage Range
R
T = 75 ps Min to 500 ps Max
for 300 mv Transition
Voltage Range
F
peak-to-peak
Differential
Input Voltage
(400 mV to 1100 mV)
0
T Reference Clock Period
C
10% to 90%
of peak-to-peak
Voltage
Max T = 0.2 T from
10% to 90% of the
peak-to-peak
Differential Voltage
R C
×
Max T = 0.2 T from
90% to 10% of the
peak-to-peak
Differential Voltage
F C
×
peak-to-peak Differential Input
Voltage (250 mV to 2 V)
200 mV Transition Voltage Range
0
T = 50 ps Min to 350 ps Max
for the 200-mV
R
Transition Voltage Range
4
32
1
5
<CLK_NAME>CLKN
<CLK_NAME>CLKP
66AK2L06
www.ti.com
SPRS930 –APRIL 2015
Figure 11-24. Clock Input Timing
Figure 11-25. Main PLL Transition Time
Figure 11-26. Rise and Fall Times (except for USB clock)
Figure 11-27. USBCLK Rise and Fall Times
Copyright © 2015, Texas Instruments Incorporated 66AK2L06 Peripheral Information and Electrical Specifications 249
Submit Documentation Feedback
Product Folder Links: 66AK2L06