66AK2L06
SPRS930 –APRIL 2015
www.ti.com
• Watchdog timer should cause one of the below based on the setting of the CORESEL[2:0] and
RSTCFG registers in the PLL Controller. (See Section 11.5.3.8 and Section 7.3.2.)
– Local reset
– NMI
– NMI followed by a time delay and then a local reset for the C66x CorePac selected
– Hard reset by requesting reset via the PLL Controller
• LPSC MMRs (memory-mapped registers)
For more details see the KeyStone Architecture Phase Locked Loop (PLL) Controller User's Guide
(SPRUGV2).
11.4.5 ARM CorePac Reset
The ARM CorePac uses a combination of power-on-reset and module-reset to reset its components, such
as the Cortex-A15 processor, memory subsystem, debug logic, etc. The ARM CorePac incorporates the
PSC to generate resets for its internal modules. Details of reset generation and distribution inside the
ARM CorePac can be found in the KeyStone II Architecture ARM CorePac User's Guide (SPRUHJ4).
11.4.6 Reset Priority
If any of the above reset sources occur simultaneously, the PLL Controller processes only the highest
priority reset request. The reset request priorities are as follows (high to low):
• Power-on reset
• Hard/soft reset
11.4.7 Reset Controller Register
The reset controller registers are part of the PLL Controller MMRs. All 66AK2L06 device-specific MMRs
are covered in Section 11.5.3. For more details on these registers and how to program them, see the
KeyStone Architecture Phase Locked Loop (PLL) Controller User's Guide (SPRUGV2).
11.4.8 Reset Electrical Data/Timing
Table 11-10. Reset Timing Requirements
(1)
(see Figure 11-4 and Figure 11-5)
NO. MIN MAX UNIT
RESETFULL Pin Reset
1 tw(RESETFULL) Pulse width - pulse width RESETFULL low 500C ns
Soft/Hard-Reset
2 tw(RESET) Pulse width - pulse width RESET low 500C ns
(1) C = 1/SYSCLK1 clock frequency in ns
Table 11-11. Reset Switching Characteristics
(1)
(see Figure 11-4 and Figure 11-5)
NO. PARAMETER MIN MAX UNIT
RESETFULL Pin Reset
3 td(RESETFULLH- Delay time - RESETSTAT high after RESETFULL high 50000C ns
RESETSTATH)
Soft/Hard Reset
4 td(RESETH-RESETSTATH) Delay time - RESETSTAT high after RESET high 50000C ns
(1) C = 1/SYSCLK1 clock frequency in ns
232 66AK2L06 Peripheral Information and Electrical Specifications Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: 66AK2L06