66AK2L06
www.ti.com
SPRS930 –APRIL 2015
Table 9-65. USB_PHY_CTL0 Register Field Descriptions (continued)
Bit Field Description
6 PHY_TC_TEST_POWERDOWN SS Function Circuits Power-Down Control.
_SSP
Powers down all SS function circuitry in the PHY for IDDQ testing.
5 PHY_TC_TEST_POWERDOWN HS Function Circuits Power-Down Control
_HSP
Powers down all HS function circuitry in the PHY for IDDQ testing.
4 PHY_TC_LOOPBACKENB Loop-back Test Enable
Places the USB3.0 PHY in HS Loop-back mode, which concurrently enables the HS receive
and transmit logic.
• 1 = During HS data transmission, the HS receive logic is enabled.
• 0 = During HS data transmission, the HS receive logic is disabled.
3 Reserved
• Reserved
2 UTMI_VBAUSVLDEXT External VBUS Valid Indicator
Function: Valid in Device mode and only when the VBUSVLDEXTSEL signal is set to 1'b1.
VBUSVLDEXT indicates whether the VBUS signal on the USB cable is valid. In addition,
VBUSVLDEXT enables the pull-up resistor on the D+ line.
• 1 = VBUS signal is valid, and the pull-up resistor on D+ is enabled.
• 0 = VBUS signal is not valid, and the pull-up resistor on D+ is disabled.
1 UTMI_TXBITSTUFFENH High-byte Transmit Bit-Stuffing Enable
Function: controls bit stuffing on DATAINH[7:0] when OPMODE[1:0]=11b.
• 1 = Bit stuffing is enabled.
• 0 = Bit stuffing is disabled.
0 UTMI_TXBITSTUFFEN Low-byte Transmit Bit-Stuffing Enable
Function: controls bit stuffing on DATAIN[7:0] when OPMODE[1:0]=11b.
• 1 = Bit stuffing is enabled.
• 0 = Bit stuffing is disabled.
Figure 9-51. USB_PHY_CTL1 Register
31 6 5
Reserved PIPE_REF_CLKREQ_N
R-0 R-0
4 3 2 1 0
PIPE_TX2RX_LOOPBK PIPE_EXT_PCLK_REQ PIPE_ALT_CLK_SEL PIPE_ALT_CLK_REQ PIPE_ALT_CLK_EN
R/W-0 R/W-0 R/W-0 R-0 R/W-0
Legend: R = Read only; R/W = Read/Write, -n = value after reset
Table 9-66. USB_PHY_CTL1 Register Field Descriptions
Bit Field Description
31-6 Reserved Reserved
5 PIPE_REF_CLKREQ_N Reference Clock Removal Acknowledge.
When the pipeP_power-down control into the PHY turns off the MPLL in the P3 state,
PIPE_REF_CLKREQ_N is asserted after the PLL is stable and the reference clock can be
removed.
4 PIPE_TX2RX_LOOPBK Loop-back.
When this signal is asserted, data from the transmit predriver is looped back to the receiver
slicers. LOS is bypassed and based on the tx_en input so that rx_los=!tx_data_en.
3 PIPE_EXT_PCLK_REQ External PIPE Clock Enable Request.
When asserted, this signal enables the pipeP_pclk output regardless of power state (along
with the associated increase in power consumption).
Copyright © 2015, Texas Instruments Incorporated Device Boot and Configuration 205
Submit Documentation Feedback
Product Folder Links: 66AK2L06
