66AK2L06
www.ti.com
SPRS930 –APRIL 2015
Table 9-8. EMIF Boot Device Configuration Field Descriptions
Bit Field Description
16 Base Addr Base address (0-3) used to calculate the branch address. Branch address is the chip select plus Base
Address *16MB
15 Wait Extended Wait
• 0 = Extended Wait disabled
• 1 = Extended Wait enabled
14 Width EMIF Width
• 0 = 8-bit EMIF Width
• 1 = 16-bit EMIF Width
13-12 Chip Sel Chip Sel specifies the chip select region, EMIF16 CS2-EMIF16 CS5.
• 00 = EMIF16 CS2( EMIFCE0 )
• 01 = EMIF16 CS3 ( EMIFCE1 )
• 10 = EMIF16 CS4 ( EMIFCE2 )
• 11 = EMIF16 CS5 ( EMIFCE3 )
8 Boot Master Boot Master select
• 0 = ARM is boot master
• 1 = C66x is boot master
7-5 SYS PLL Setting The PLL default settings are determined by the [7:5] bits. This will set the PLL to the maximum clock
setting for the device. Table 9-23 shows settings for various input clock frequencies.
4 Min Minimum boot configuration select bit.
• 0 = Minimum boot pin select disabled
• 1 = Minimum boot pin select enabled.
When Min = 1, a predetermined set of values is configured (see the Device Configuration Field
Descriptions table for configuration bits with a "(default)" tag added in the description column).
When Min = 0, all fields must be independently configured.
3-1 Boot Devices Boot Devices[3:1] used in conjunction with Boot Device [4]
• 100 = EMIF boot mode
• Others = Other boot modes
0 Lendian Endianess
• 0 = Big endian
• 1 = Little endian
9.1.2.2.5 NAND Boot Device Configuration
Figure 9-7. NAND Boot Device Configuration Fields
DEVSTAT Boot Mode Pins ROM Mapping
16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Boot
Clear First Block Chip Sel ARM PLL Cfg Sys PLL Cfg Min 101 Lendian
Master
Table 9-9. NAND Boot Device Configuration Field Descriptions
Bit Field Description
16 Clear ClearNAND
• 0 = Device is not a ClearNAND (default)
• 1 = Device is a ClearNAND
15-14 First Block First Block. This value is used to calculate the first block read. The first block read is the first block value
*16.
13-12 Chip Sel Chip Sel specifies the chip select region, EMIF16 CS2-EMIF16 CS5.
• 00 = EMIF16 CS2( EMIFCE0 )
• 01 = EMIF16 CS3 ( EMIFCE1 )
• 10 = EMIF16 CS4 ( EMIFCE2 )
• 11 = EMIF16 CS5 ( EMIFCE3 )
Copyright © 2015, Texas Instruments Incorporated Device Boot and Configuration 163
Submit Documentation Feedback
Product Folder Links: 66AK2L06