66AK2L06
www.ti.com
SPRS930 –APRIL 2015
Table 7-33. EDMA3CC1 Events for 66AK2L06 (continued)
EVENT NO. EVENT NAME DESCRIPTION
47 CIC_2_OUT5 CIC2 Interrupt Controller output
48 CIC_2_OUT6 CIC2 Interrupt Controller output
49 CIC_2_OUT7 CIC2 Interrupt Controller output
50 CIC_2_OUT8 CIC2 Interrupt Controller output
51 IQNET_ATEVT19 IQNET Timer event
52 IQNET_ATEVT20 IQNET Timer event
53 I2C_0_REVT I2C0 receive
54 I2C_0_XEVT I2C0 transmit
55 CIC_2_OUT13 CIC2 Interrupt Controller output
56 CIC_2_OUT14 CIC2 Interrupt Controller output
57 GPIO_INT11 GPIO interrupt
58 SPI_2_XEVT SPI DMA TX event
59 SPI_2_REVT SPI DMA RX event
60 CIC_2_OUT18 CIC2 Interrupt Controller output
61 CIC_2_OUT19 CIC2 Interrupt Controller output
62 USIM_RREQ USIM read DMA event
63 USIM_WREQ USIM write DMA event
Table 7-34. EDMA3CC2 Events for 66AK2L06
EVENT NO. EVENT NAME DESCRIPTION
0 Reserved
1 Reserved
2 Reserved
3 Reserved
4 IQNET_ATEVT0 IQNET timer event
5 IQNET_ATEVT1 IQNET timer event
6 TETB_FULLINT0 TETB4 is full
7 TETB_HFULLINT0 TETB4 is half full
8 TETB_FULLINT1 TETB5 is full
9 TETB_HFULLINT1 TETB5 is half full
10 TETB_FULLINT2 TETB6 is full
11 TETB_HFULLINT2 TETB6 is half full
12 TETB_FULLINT3 TETB7 is full
13 TETB_HFULLINT3 TETB7 is half full
14 UART_1_URXEVT UART1 receive event
15 UART_1_UTXEVT UART1 transmit event
16 QMSS_QUE_PEND_603 Navigator transmit queue pending event for indicated queue
17 QMSS_QUE_PEND_604 Navigator transmit queue pending event for indicated queue
18 IQNET_ATEVT11 IQNET timer event
19 IQNET_ATEVT12 IQNET timer event
20 IQNET_ATEVT13 IQNET timer event
21 IQNET_ATEVT21 IQNET timer event
22 IQNET_ATEVT22 IQNET timer
23 IQNET_ATEVT23 IQNET timer
24 Reserved
25 Reserved
26 GPIO_INT0 GPIO interrupt
Copyright © 2015, Texas Instruments Incorporated Memory, Interrupts, and EDMA for 66AK2L06 133
Submit Documentation Feedback
Product Folder Links: 66AK2L06