66AK2E05, 66AK2E02
SPRS865D –NOVEMBER 2012–REVISED MARCH 2015
www.ti.com
Table 7-23. System Event Mapping — ARM CorePac Interrupts (continued)
EVENT NO. EVENT NAME DESCRIPTION
265 QMSS_INTD_2_LOW_4 Navigator second interrupt
266 QMSS_INTD_2_LOW_5 Navigator second interrupt
267 QMSS_INTD_2_LOW_6 Navigator second interrupt
268 QMSS_INTD_2_LOW_7 Navigator second interrupt
269 QMSS_INTD_2_LOW_8 Navigator second interrupt
270 QMSS_INTD_2_LOW_9 Navigator second interrupt
271 QMSS_INTD_2_LOW_10 Navigator second interrupt
272 QMSS_INTD_2_LOW_11 Navigator second interrupt
273 QMSS_INTD_2_LOW_12 Navigator second interrupt
274 QMSS_INTD_2_LOW_13 Navigator second interrupt
275 QMSS_INTD_2_LOW_14 Navigator second interrupt
276 QMSS_INTD_2_LOW_15 Navigator second interrupt
277 UART_0_UARTINT UART0 interrupt
278 UART_0_URXEVT UART0 receive event
279 UART_0_UTXEVT UART0 transmit event
280 UART_1_UARTINT UART1 interrupt
281 UART_1_URXEVT UART1 receive event
282 UART_1_UTXEVT UART1 transmit event
283 I2C_0_INT I2C interrupt
284 I2C_0_REVT I2C receive event
285 I2C_0_XEVT I2C transmit event
286 I2C_1_INT I2C interrupt
287 I2C_1_REVT I2C receive event
288 I2C_1_XEVT I2C transmit event
289 I2C_2_INT I2C interrupt
290 I2C_2_REVT I2C receive event
291 I2C_2_XEVT I2C transmit event
292 SPI_0_INT0 SPI interrupt
293 SPI_0_INT1 SPI interrupt
294 SPI_0_XEVT SPI DMA TX event
295 SPI_0_REVT SPI DMA RX event
296 SPI_1_INT0 SPI interrupt
297 SPI_1_INT1 SPI interrupt
298 SPI_1_XEVT SPI DMA TX event
299 SPI_1_REVT SPI DMA RX event
300 SPI_2_INT0 SPI interrupt
301 SPI_2_INT1 SPI interrupt
302 SPI_2_XEVT SPI DMA TX event
303 SPI_2_REVT SPI DMA RX event
304 DBGTBR_DMAINT Debug trace buffer (TBR) DMA event
305 DBGTBR_ACQCOMP Debug Trace buffer (TBR) acquisition has been completed
306 ARM_TBR_DMA ARM Trace Buffer (TBR) DMA event
307 ARM_TBR_ACQ ARM Trace Buffer (TBR) Acquisition has been completed
308 NETCP_MDIO_LINK_INT0 Packet Accelerator 1subsystem MDIO interrupt
309 NETCP_MDIO_LINK_INT1 Packet Accelerator 1subsystem MDIO interrupt
310 NETCP_MDIO_USER_INT0 Packet Accelerator 1subsystem MDIO interrupt
311 NETCP_MDIO_USER_INT1 Packet Accelerator 1subsystem MDIO interrupt
94 Memory, Interrupts, and EDMA for 66AK2E0x Copyright © 2012–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: 66AK2E05 66AK2E02