66AK2E05, 66AK2E02
www.ti.com
SPRS865D –NOVEMBER 2012–REVISED MARCH 2015
Table 7-22. System Event Mapping — C66x CorePac Primary Interrupts (continued)
EVENT NO. EVENT NAME DESCRIPTION
68 TIMER_9_INTL Timer interrupt low
69 TIMER_9_INTH Timer interrupt high
70 TIMER_10_INTL Timer interrupt low
71 TIMER_10_INTH Timer interrupt high
72 TIMER_11_INTL Timer interrupt low
73 TIMER_11_INTH Timer interrupt high
74 CIC_0_OUT8 C66x CorePac Interrupt Controller output
75 CIC_0_OUT9 C66x CorePac Interrupt Controller output
76 CIC_0_OUT10 C66x CorePac Interrupt Controller output
77 CIC_0_OUT11 C66x CorePac Interrupt Controller output
78 TIMER_14_INTL Timer interrupt low
79 TIMER_14_INTH Timer interrupt high
80 TIMER_15_INTL Timer interrupt low
81 TIMER_15_INTH Timer interrupt high
82 GPIO_INT8 Local GPIO interrupt
83 GPIO_INT9 Local GPIO interrupt
84 GPIO_INT10 Local GPIO interrupt
85 GPIO_INT11 Local GPIO interrupt
86 GPIO_INT12 Local GPIO interrupt
87 TSIP_RCV_FINT1 TSIP receive frame interrupt for channel 1
88 TSIP_XMT_FINT1 TSIP transmit frame interrupt for channel 1
89 TSIP_RCV_SFINT1 TSIP receive super frame interrupt for channel 1
90 TSIP_XMT_SFINT1 TSIP transmit super frame interrupt for channel 1
91 TSIP_EINT1 TSIP error interrupt for channel 1
92 PCIe_1_INT4 PCIe1 MSI interrupt
93 TIMER_12_INTL Timer interrupt low
94 TIMER_12_INTH Timer interrupt high
95 CIC_0_OUT67 C66x CorePac Interrupt Controller output
96 INTERR Dropped C66x CorePac interrupt event
97 EMC_IDMAERR Invalid IDMA parameters
98 Reserved Reserved
99 CIC_2_OUT68 C66x CorePac Interrupt Controller output
100 EFIINT0 EFI interrupt from side A
101 EFIINT1 EFI interrupt from side B
102 GPIO_INT13 Local GPIO interrupt
103 GPIO_INT14 Local GPIO interrupt
104 GPIO_INT15 Local GPIO interrupt
105 IPC_GR0 Boot CFG
106 GPIO_INT0 GPIO interrupt
107 CIC_0_OUT12 C66x CorePac Interrupt Controller output
108 CIC_0_OUT34 C66x CorePac Interrupt Controller output
109 CIC_2_OUT13 C66x CorePac Interrupt Controller output
110 MDMAERREVT VbusM error event
111 Reserved Reserved
112 EDMACC_0_4_TC_AET_INT EDMA3CC0 AET event
113 PMC_ED Single bit error detected during DMA read
114 EDMACC_1_TC_AET_INT EDMA3CC1_2 AET event
Copyright © 2012–2015, Texas Instruments Incorporated Memory, Interrupts, and EDMA for 66AK2E0x 87
Submit Documentation Feedback
Product Folder Links: 66AK2E05 66AK2E02