66AK2E05, 66AK2E02
www.ti.com
SPRS865D –NOVEMBER 2012–REVISED MARCH 2015
10.4 Power Supply to Peripheral I/O Mapping
Table 10-1. Power Supply to Peripheral I/O Mapping
(1)(2)
Over Recommended Ranges of Supply Voltage and Operating Case Temperature (Unless Otherwise Noted)
POWER SUPPLY I/O BUFFER TYPE ASSOCIATED PERIPHERAL
CORECLK(P|N) PLL input buffer
DDR3CLK(P|N) PLL input buffer
CVDD Supply core AVS voltage LJCB NETCPCLK(P|N) PLL input buffer
USBCLK(P|M) PLL input buffer
SGMII0CLK(P|N) PLL input buffer
VDDALV SerDes/CML SERDES low voltage
PCIECLK(P|N) SerDes Clock Reference
VDDAHV SerDes IO voltage SerDes/CML HYPCLK(P|N) SerDes Clock Reference
XFICLK(P|N) SerDes Clock Reference
(3)
DVDD15 DDR3 memory I/O voltage DDR3 (1.5/1.35 V) All DDR3 memory controller peripheral I/O buffer
All GPIO peripheral I/O buffer
All JTAG and EMU peripheral I/O buffer
All TIMER peripheral I/O buffer
All SPI peripheral I/O buffer
All TSIP peripheral I/O buffer
LVCMOS (1.8 V)
DVDD18 1.8-V supply I/O voltage All RESETs, NMI, control peripheral I/O buffer
All SmartReflex peripheral I/O buffer
All Hyperlink sideband peripheral I/O buffer
All MDIO peripheral I/O buffer
All UART peripheral I/O buffer
Open-drain (1.8 V) All I
2
C peripheral I/O buffer
(1) Please note that this table does not attempt to describe all functions of all power supply terminals but only those whose purpose it is to
power peripheral I/O buffers and clock input buffers.
(2) Please see the Hardware Design Guide for KeyStone II Devices application report (SPRABV0) for more information about individual
peripheral I/O.
(3) 10 GbE supported in 66AK2E05 only.
Copyright © 2012–2015, Texas Instruments Incorporated Device Operating Conditions 207
Submit Documentation Feedback
Product Folder Links: 66AK2E05 66AK2E02