TeraNet 6P_B CPU/6
66AK2E
S
S
UART ( 2)´
S
I C ( 3)
2
´
GPIO
S
S
Debug SS
S
PLL_CTL
S
GPSC
S
BOOT_CFG
S
Bridge 20
From TeraNet_3P_B
OTP
S
USB PHY CFG 0-1
S
PCIe SerDes CFG 0-1
S
XGE SerDes CFG
S
NetCP SerDes CFG
S
S
DDR3 PHY CFG
USB MMR CFG 0-1
S
SmartReflex
HyperLink SerDes
CFG 0-1
S
66AK2E05 Only
Timer ( 12)´
S
USIM
66AK2E05, 66AK2E02
SPRS865D –NOVEMBER 2012–REVISED MARCH 2015
www.ti.com
Figure 8-7. TeraNet 6P_B
148 System Interconnect Copyright © 2012–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: 66AK2E05 66AK2E02