66AK2E05, 66AK2E02
SPRS865D –NOVEMBER 2012–REVISED MARCH 2015
www.ti.com
7.4.4 EDMA3 Channel Synchronization Events
The EDMA3 supports up to 64 DMA channels for all EDMA3CC that can be used to service system
peripherals and to move data between system memories. DMA channels can be triggered by
synchronization events generated by system peripherals. The following tables list the source of the
synchronization event associated with each of the EDMA3CC DMA channels. On the 66AK2E0x, the
association of each synchronization event and DMA channel is fixed and cannot be reprogrammed.
For more detailed information on the EDMA3 module and how EDMA3 events are enabled, captured,
processed, prioritized, linked, chained, and cleared, etc., see the KeyStone Architecture Enhanced Direct
Memory Access 3 (EDMA3) User's Guide (SPRUGS5).
Table 7-30. EDMA3CC0 Events for 66AK2E0x
EVENT NO. EVENT NAME DESCRIPTION
0 TIMER_8_INTL Timer interrupt low
1 TIMER_8_INTH Timer interrupt high
2 TIMER_9_INTL Timer interrupt low
3 TIMER_9_INTH Timer interrupt high
4 TIMER_10_INTL Timer interrupt low
5 TIMER_10_INTH Timer interrupt high
6 TIMER_11_INTL Timer interrupt low
7 TIMER_11_INTH Timer interrupt high
8 CIC_2_OUT66 CIC2 Interrupt Controller output
9 CIC_2_OUT67 CIC2 Interrupt Controller output
10 CIC_2_OUT68 CIC2 Interrupt Controller output
11 CIC_2_OUT69 CIC2 Interrupt Controller output
12 CIC_2_OUT70 CIC2 Interrupt Controller output
13 CIC_2_OUT71 CIC2 Interrupt Controller output
14 CIC_2_OUT72 CIC2 Interrupt Controller output
15 CIC_2_OUT73 CIC2 Interrupt Controller output
16 GPIO_INT8 GPIO interrupt
17 GPIO_INT9 GPIO interrupt
18 GPIO_INT10 GPIO interrupt
19 GPIO_INT11 GPIO interrupt
20 GPIO_INT12 GPIO interrupt
21 GPIO_INT13 GPIO interrupt
22 GPIO_INT14 GPIO interrupt
23 GPIO_INT15 GPIO interrupt
24 TIMER_16_INTL Timer interrupt low
25 TIMER_16_INTH Timer interrupt high
26 TIMER_17_INTL Timer interrupt low
27 TIMER_17_INTH Timer interrupt high
28 TIMER_18_INTL Timer interrupt low
29 TIMER_18_INTH Timer interrupt high
30 TIMER_19_INTL Timer interrupt low
31 TIMER_19_INTH Timer interrupt high
32 GPIO_INT0 GPIO interrupt
33 GPIO_INT1 GPIO interrupt
34 GPIO_INT2 GPIO interrupt
35 GPIO_INT3 GPIO interrupt
36 GPIO_INT4 GPIO interrupt
132 Memory, Interrupts, and EDMA for 66AK2E0x Copyright © 2012–2015, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Links: 66AK2E05 66AK2E02
