66AK2E05, 66AK2E02
www.ti.com
SPRS865D –NOVEMBER 2012–REVISED MARCH 2015
Table 7-24. CIC0 Event Inputs — C66x CorePac Secondary Interrupts (continued)
EVENT NO. EVENT NAME DESCRIPTION
199 TIMER_16_INTH Timer interrupt high
200 TIMER_17_INTH Timer interrupt high
201 TIMER_18_INTH Timer interrupt high
202 TIMER_19_INTH Timer interrupt High
203 SEM_INT0 Semaphore interrupt
204 SEM_ERR0 Semaphore error interrupt
205 MPU_15_INT MPU5 addressing violation interrupt and protection violation interrupt.
206 TRACER_USB11_INT Tracer sliding time window interrupt for USB1 CFG port tracer
207 EDMACC_4_ERRINT EDMA3CC4 error interrupt
208 EDMACC_4_MPINT EDMA3CC4 memory protection interrupt
209 EDMACC_4_TC_0_ERRINT EDMA3CC4 TPTC0 error interrupt
210 EDMACC_4_TC_1_ERRINT EDMA3CC4 TPTC1 error interrupt
211 EDMACC_4_GINT EDMA3CC4 GINT
212 EDMACC_4_TC_0_INT EDMA3CC4 individual completion interrupt
213 EDMACC_4_TC_1_INT EDMA3CC4 individual completion interrupt
214 EDMACC_4_TC_2_INT EDMA3CC4 individual completion interrupt
215 EDMACC_4_TC_3_INT EDMA3CC4 individual completion interrupt
216 EDMACC_4_TC_4_INT EDMA3CC4 individual completion interrupt
217 EDMACC_4_TC_5_INT EDMA3CC4 individual completion interrupt
218 EDMACC_4_TC_6_INT EDMA3CC4 individual completion interrupt
219 EDMACC_4_TC_7_INT EDMA3CC4 individual completion interrupt
220 EDMACC_3_ERRINT EDMA3CC3 error interrupt
221 EDMACC_3_MPINT EDMA3CC3 memory protection interrupt
222 EDMACC_3_TC_0_ERRINT EDMA3CC3 TPTC0 error interrupt
223 EDMACC_3_TC_1_ERRINT EDMA3CC3 TPTC1 error interrupt
224 EDMACC_3_GINT EDMA3CC3 GINT
225 EDMACC_3_TC_0_INT EDMA3CC3 individual completion interrupt
226 EDMACC_3_TC_1_INT EDMA3CC3 individual completion interrupt
227 EDMACC_3_TC_2_INT EDMA3CC3 individual completion interrupt
228 EDMACC_3_TC_3_INT EDMA3CC3 individual completion interrupt
229 EDMACC_3_TC_4_INT EDMA3CC3 individual completion interrupt
230 EDMACC_3_TC_5_INT EDMA3CC3 individual completion interrupt
231 EDMACC_3_TC_6_INT EDMA3CC3 individual completion interrupt
232 EDMACC_3_TC_7_INT EDMA3CC3 individual completion interrupt
233 UART_1_UARTINT UART1 interrupt
234 UART_1_URXEVT UART1 receive event
235 UART_1_UTXEVT UART1 transmit event
236 I2C_1_INT I2C1 interrupt
237 I2C_1_REVT I2C1 receive event
238 I2C_1_XEVT I2C1 transmit event
239 SPI_1_INT0 SPI1 interrupt0
240 SPI_1_INT1 SPI1 interrupt1
241 SPI_1_XEVT SPI1 transmit event
242 SPI_1_REVT SPI1 receive event
243 MPU_5_INT MPU5 addressing violation interrupt and protection violation interrupt
244 MPU_8_INT MPU8 addressing violation interrupt and protection violation interrupt
245 MPU_9_INT MPU9 addressing violation interrupt and protection violation interrupt
Copyright © 2012–2015, Texas Instruments Incorporated Memory, Interrupts, and EDMA for 66AK2E0x 103
Submit Documentation Feedback
Product Folder Links: 66AK2E05 66AK2E02