• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • 5962G8957701QZC PDF文件及第9页内容在线浏览

5962G8957701QZC

5962G8957701QZC首页预览图
型号: 5962G8957701QZC
PDF文件:
  • 5962G8957701QZC PDF文件
  • 5962G8957701QZC PDF在线浏览
功能描述: BCRTM
PDF文件大小: 2024.39 Kbytes
PDF页数: 共61页
制造商: ETC1[List of Unclassifed Manufacturers]
制造商LOGO: ETC1[List of Unclassifed Manufacturers] LOGO
制造商网址:
捡单宝5962G8957701QZC
PDF页面索引
120%
BCRTM-9
68
69
70
A6
A4
B4
TTO
TO
TTO
ZL
AL
ZL
NAME TYPE ACTIVE DESCRIPTION
25
26
27
K7
J7
L8
TO
TO
TO AL
AL
SSYSF
BCRTF
TEST
72
75
73
A2
B2
B3
TI
TO
TO
AH
AH
AL
STATUS SIGNALS
(RT)Timer On. This is a 760-microsecond fail-safe trans-
mitter enable timer. Started at the beginning of a transmis-
sion. TIMERON goes inactive 760 microseconds later or
is reset automatically with the receipt of a new command.
Use it in conjunction with CHA/B output to provide a fail
safe timer for channel A and B transmitters.
--
Standard Interrupt Level. This is a level interrupt. It is
asserted when one or more events enabled in either the
Standard Interrupt Enable Register, RT Descriptor, or BC
Command Block occur. Resetting the Standard Interrupt
bit in the High-Priority Interrupt Status/Reset Register
clears the interrupt.
STDINTL
STDINTP
Standard Interrupt Pulse. STDINTP pulses when an inter-
rupt is logged.
HPINT
High Priority Interrupt. The High-Priority Interrupt level
is asserted upon occurrence of events enabled in the High
Priority Interrupt Enable Register. The corresponding
bit(s) in the High-Priority Interrupt Status/Reset Register
reset HPINT.
TIMERON
COMSTR
CHA/B
Channel A/B. This indicates the active or last active
channel.
TEST. This pin is used as a factory test pin. (Formerly
MEMWIN.)
PIN NUMBER
LCC PGA
(RT) Command Strobe. The BCRTM asserts this
signal after receiving a valid command. The BCRTM deac-
tivates it after servicing the command.
Subsystem Fail. Upon receipt, this signal propagates
directly to the RT 1553 status word and the BCRTM
Status Register.
BCRT Fail. this indicates a Built-In-Test (BIT) failure.
In the RT mode, the Terminal Flag bit in 1553 status word
is also set.
NAME TYPE ACTIVE DESCRIPTION
BIPHASE INPUTS
RAO 16 K4 TI
RBO 20 L5 TI
RAZ
RBZ
15
19
L3
K5
TI
TI
--
--
--
--
PIN NUMBER
LCC PGA
Receive Channel A One. This is the Manchester-en-coded
true signal input from Channel A of the bus receiver
Receive Channel A Zero. This is Manchester-encoded
complementary signal input from Channel A of the bus
receiver
Receive Channel B One. This is the Manchester-en-coded
true signal input from Channel B of the bus receiver.
Receive Channel B Zero. This is the Manchester-en-coded
complementary signal input from Channel B of the bus
receiver
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价