• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • 3020A PDF文件及第11页内容在线浏览

3020A

3020A首页预览图
型号: 3020A
PDF文件:
  • 3020A PDF文件
  • 3020A PDF在线浏览
功能描述: XC3000 Logic Cell Array Families
PDF文件大小: 473.34 Kbytes
PDF页数: 共50页
制造商: XILINX[Xilinx, Inc]
制造商LOGO: XILINX[Xilinx, Inc] LOGO
制造商网址: http://www.xilinx.com
捡单宝3020A
PDF页面索引
120%
2-113
Figure 10. Switch Matrix Interconnection Options for Each
Pin. Switch matrices on the edges are different. Use Show
Matrix menu option in the XACT system
1 2 3 4 5
6 7 8 9 10
11 12 13 14 15
16 17 18 19
20
Special buffers within the general interconnect areas pro-
vide periodic signal isolation and restoration for improved
performance of lengthy nets. The interconnect buffers are
available to propagate signals in either direction on a given
general interconnect segment. These bidirectional (bidi)
buffers are found adjacent to the switching matrices,
above and to the right and may be highlighted by the use
of the Show BIDI command in the XACT system. The other
PIPs adjacent to the matrices are accessed to or from
Longlines. The development system automatically de-
fines the buffer direction based on the location of the
interconnection network source. The delay calculator of
the XACT development system automatically calculates
and displays the block, interconnect and buffer delays for
any paths selected. Generation of the simulation netlist
with a worst-case delay model is provided by an XACT
option.
Direct Interconnect
Direct interconnect, shown in Figure 11, provides the most
efficient implementation of networks between adjacent
CLBs or I/O Blocks. Signals routed from block to block
using the direct interconnect exhibit minimum interconnect
propagation and use no general interconnect resources.
For each CLB, the X output may be connected directly to
the B input of the CLB immediately to its right and to the C
input of the CLB to its left. The Y output can use direct
interconnect to drive the D input of the block immediately
above and the A input of the block below. Direct intercon-
X2664
Figure 9. LCA General-Purpose Interconnect.
Composed of a grid of metal segments that may be intercon-
nected through switch matrices to form networks for CLB and
IOB inputs and outputs.
1105 13
Figure 11. CLB X and Y Outputs.
The X and Y outputs of each CLB have single contact, direct
access to inputs of adjacent CLBs
X2663
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价