• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • SA9101 PDF文件及第1页内容在线浏览

SA9101

SA9101首页预览图
型号: SA9101
PDF文件:
  • SA9101 PDF文件
  • SA9101 PDF在线浏览
功能描述: PCM FRAME ALIGNER
PDF文件大小: 711.75 Kbytes
PDF页数: 共40页
制造商: SAMES[Sames]
制造商LOGO: SAMES[Sames] LOGO
制造商网址: http://www.sames.co.za
捡单宝SA9101
供应商
型号
品牌
封装
批号
库存数量
备注
询价
  • 深圳市安富世纪科技有限公司

    7

    1892463031018924630310刘清影深圳市福田区华强北路1019号华强广场A座17E 专营电子元器件,电容,电阻,钽电容,二三极管,IC电路11012657

  • SA9101
  •  
  • DIP28 
  • 19+ 
  • 7500 
  • 代理渠道!终端免费索样! 

PDF页面索引
120%
sames
SA9101
FEATURES
PCM FRAME ALIGNER
1/40
n Frame alignment/synthesis for PCM30
double frame and CRC-multiframe
format.
n Meets CCITT Rec.G704
n Interface to route selectable between
HDB3 and fibre optical
n HDB3 outputs switchable between fully
bauded and half bauded format
n Error checking via CRC4 procedure
n Insertion and extraction of alarms and
facility signals
n Selectable system - clock (4096 kHz/
8192 kHz)
n Selectable Interface mode (2048/4096
kBit/s) to system internal highway
n Programmable offsets for receive and
transmit data
n Two frame receive buffer for receive
route clock wander and jitter
compensation
n Slip detection and direction indication
n Extended HDB3 error detection
M71-1797 PDS039-SA9101-001 REV.A 09-09-94
DESCRIPTION:
The SA9101 (Frame Alignment unit for PCM30 Systems) is a C-MOS device which
implements the interface to PCM30 Transmission Systems.
In the receive direction, the device performs HDB3 decoding, Frame alignment
(selectable between doubleframe and CRC-Multiframe) and extraction of signalling
data.
Wander absorption between the PCM carrier and the system internal highway is
performed using an internal 2 frame memory. The incoming data stream is monitored
and
n Error counters for code errors
(switchable to "S
i
zeros counter"), frame
errors and CRC4 errors
n Sub-multiframe assigned CRC Error
indication with possibility of automatic
insertion in Si-bit position of outgoing
multiframe.
n Simplified data transfer between
SA9101 and controller, supported by
data stacks for receive and transmit
signalling data, selectable interrupt-
sources and DMA facilities.
n Double frame marker for serial data
extraction support
n Repeated transmission of signalling
data, if not updated.
n Three transparent modes for timeslot 0
in transmit direction
n Transparent mode for receive direction
n HDB3 error indication
n Idle channel data insertion selectable
for any timeslot
n Channel loopback capabilities, test and
diagnostic capabilities
n Parity checks
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价