DS707 April 19, 2010 www.xilinx.com 1
Product Specification
© Copyright 2007-2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United
States and other countries. All other trademarks are the property of their respective owners.
Introduction
The LogiCORE IP XPS PS2 Controller is a PLB
(Processor Local Bus) slave that is designed to control
PS2 devices such as keyboard and mouse. The PS2
protocol is a simple bidirectional serial protocol.
Features
• Connects as a 32-bit slave on PLB V4.6 bus of 32, 64
or 128 bit data width
• Configurable as single or dual port PS2 controller
• Supports two PS2 devices, each controlled by
separate set of eight byte-wide registers
• Two separate interrupts for each of the ports
0
LogiCORE IP XPS PS2
Controller (v1.01b)
DS707 April 19, 2010
00
Product Specification
LogiCORE™ Facts
Core Specifics
Supported Device
Family
Spartan
®
-6, Virtex
®
-6/-6CX,
Spartan-3, Spartan-3A, Spartan-3E,
Automotive Spartan-3/3E/3A/3A
DSP, Spartan-3 ADSP, Virtex-4,
QVirtex-4, QRVirtex-4,Virtex-5/5FX
Version of Core xps_ps2 v1.01b
Resources Used
Min Max
SLICES
See Ta ble 1 4, Ta bl e 15 , Tabl e 16 ,
Ta ble 1 7, and Ta ble 1 8
LUTs
FFs
Block RAMs N/A
Special Features N/A
Provided with Core
Documentation Product Specification
Design File Formats VHDL
Constraints File N/A
Verification N/A
Instantiation Template N/A
Reference Designs &
Application notes
N/A
Design Tool Requirements
Xilinx Implementation
To o ls
ISE 12.1
Verification
MentorGraphics ModelSim 6.5c
and above
Simulation
MentorGraphics ModelSim 6.5c
and above
Synthesis XST
Support
Provided by Xilinx, Inc.
