• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • DKXC5VADAPT-1 PDF文件及第1页内容在线浏览

DKXC5VADAPT-1

DKXC5VADAPT-1首页预览图
型号: DKXC5VADAPT-1
PDF文件:
  • DKXC5VADAPT-1 PDF文件
  • DKXC5VADAPT-1 PDF在线浏览
功能描述: Digital to Analog Converter DK FPGA Adaptor
PDF文件大小: 189.31 Kbytes
PDF页数: 共2页
制造商: FUJITSU[Fujitsu Component Limited.]
制造商LOGO: FUJITSU[Fujitsu Component Limited.] LOGO
制造商网址: http://edevice.fujitsu.com/fmd/en/index.html
捡单宝DKXC5VADAPT-1
PDF页面索引
120%
The Fujitsu DKXC5VADAPT-1
Digital to Analog Converter DK FPGA Adaptor
Description
The DKXC5VADAPT-1 DAC DK adaptor provides a quick
and effective way to demonstrate a high-speed data interface
to the Fujitsu DK86064 and DK86065 high-performance
DAC development kits. The adaptor directly connects the
DKs to an FBGA platform (a popular device for interfacing
to high-speed data converters), providing a relatively low-
cost platform for high-speed logic, data processing, digital
data interfaces and clock management.
The Fujitsu DKXC5VADAPT-1 DAC DK adaptor is
designed to interface directly to the HiTech Global V5-
PCIE2 FPGA platform, which uses the Xilinx
®
Virtex™-5
device.
The adaptor provides a physical link between the data
headers on the DK86064/65-2 and the HiTech Global V5-
PCIE2. Underneath, 6 Samtec
®
sockets plug directly into
the headers on the two boards.
The board connects 28 LVDS data pairs, the DAC loop clock
pairs and two divided clock signals between the two boards.
All clock signals are routed to dedicated global clock inputs
on the FPGA.
Maintaining valid clock-to-data timing can be difficult when
using high-speed data converters. The MB86064/65 DACs
solve this problem with a Loop Clock system. The Loop
Clock is generated in sync with the DAC data at the FPGA
output. This clock is passed through a user-programmable
delay in the DAC and then routed back to the FPGAs PLL
feedback input. Altering the delays in the divided clock or
Loop Clock signals allows the user to advance or retard data
timings in order to find the optimum data eye. Once
calibrated, the system automatically compensates for the
effects of device-to-device variations in phase, voltage and
temperature (PVT).
The complete system forms a compact solution ideal for
testing and developing an FPGA-DAC interface.
To help users get started with the system, Fujitsu offers a
sample implementation for the FPGA interface.
Adaptor Front
Adaptor Back
Complete System
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价