• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • BD5356FVE-TR PDF文件及第10页内容在线浏览

BD5356FVE-TR

BD5356FVE-TR首页预览图
型号: BD5356FVE-TR
PDF文件:
  • BD5356FVE-TR PDF文件
  • BD5356FVE-TR PDF在线浏览
功能描述: Delay time controlled by extemal capacitor
PDF文件大小: 400.42 Kbytes
PDF页数: 共16页
制造商: ROHM[Rohm]
制造商LOGO: ROHM[Rohm] LOGO
制造商网址: http://www.rohm.com
捡单宝BD5356FVE-TR
PDF页面索引
120%
Datasheet
10/13
BD52xx series BD53xx series
TSZ02201-0R7R0G300040-1-
2
© 2013 ROHM Co., Ltd. All rights reserved.
22.May.2013 Rev.006
www.rohm.com
TSZ2211115001
Application Information
Explanation of Operation
For both the open drain type (Fig.15) and the CMOS output type (Fig.16), the detection and release voltages are used as
threshold voltages. When the voltage applied to the V
DD
pins reaches the applicable threshold voltage, the V
OUT
terminal
voltage switches from either “High” to “Lowor from “Low” to “High”. Please refer to the Timing Waveform and Electrical
Characteristics for information on hysteresis. Because the BD52xx series uses an open drain output type, it is necessary to
connect a pull-up resistor to V
DD
or another power supply if needed [The output “High” voltage (V
OUT
) in this case becomes
V
DD
or the voltage of the other power supply].
Fig.15 (BD52xxType Internal Block Diagram) Fig.16 (BD53xxType Internal Block Diagram)
Setting of Detector Delay Time
It is possible to set the delay time at the rise of VDD using a capacitor connected to the Ct terminal.
Delay time at the rise of V
DD
t
PLH
Time until when Vout rise to 1/2 of V
DD
after V
DD
rise up and beyond the release
voltage(V
DET
+V
DET
)
t
PLH
= -C
CT
×R
CT
×ln
C
CT
: C
T
pin External Capacitance
R
CT
: C
T
pin Internal ImpedancePlease refer to Electrical Characteristics.
V
CTH
: C
T
pin Threshold VoltagePlease refer to Electrical Characteristics.
ln : Natural Logarithm
Reference Data of Falling Time (t
PHL
) Output
Examples of Falling Time (t
PHL
) Output
Part Number t
PHL
[µs] -40°C t
PHL
[µs] ,+25°C t
PHL
[µs],+105°C
BD5227 30.8 30 28.8
BD5327 26.8 26 24.8
*This data is for reference only.
The figures will vary with the application, so please confirm actual operating conditions before use.
Timing Waveforms
Example: the following shows the relationship between the input voltage VDD, the C
T
Terminal Voltage VCT and the output
voltage VOUT when the input power supply voltage VDD is made to sweep up and sweep down (The circuits are those in
Figure.15 and 16).
1
When the power supply is turned on, the output is unstable
from after over the operating limit voltage (VOPL) until tPHL.
Therefore it is possible that the reset signal is not outputted when
the rise time of V
DD
is faster than tPHL.
2
When VDD is greater than VOPL but less than the reset release
voltage (VDET+VDET), the C
T
terminal (VCT) and output (VOUT)
voltages will switch to L.
3
If VDD exceeds the reset release voltage (VDET+VDET), then
VOUT switches from L to H (with a delay due to the C
T
terminal).
4
If VDD drops below the detection voltage (VDET) when the
power supply is powered down or when there is a power supply
fluctuation, V
OUT switches to L (with a delay of tPHL).
5
The potential difference between the detection voltage and the
release voltage is known as the hysteresis width (
VDET). The
system is designed such that the output does not toggle with
power supply fluctuations within this hysteresis width, preventing
malfunctions due to noise.
Vref
V
DD
GND
CT
R1
R2
R3
V
OUT
RESET
R
L
V
DD
Vref
V
DD
GND
CT
R1
R2
R3
Q3
Q2
V
OUT
RESET
Q1
V
DD
V
DD
-V
CTH
V
DD
V
DD
V
DET
+ΔV
DET
V
DET
V
OPL
0V
1/2 V
DD
t
PHL
t
PLH
t
PHL
t
PLH
V
CT
V
OUT
Fig.17 Timing Waveform
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价