• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • 82433NX PDF文件及第1页内容在线浏览

82433NX

82433NX首页预览图
型号: 82433NX
PDF文件:
  • 82433NX PDF文件
  • 82433NX PDF在线浏览
功能描述: LOCAL BUS ACCELERATOR (LBX)
PDF文件大小: 540.06 Kbytes
PDF页数: 共53页
制造商: INTEL[Intel Corporation]
制造商LOGO: INTEL[Intel Corporation] LOGO
制造商网址: http://www.intel.com
捡单宝82433NX
PDF页面索引
120%
December 1995 Order Number: 290478-004
82433LX/82433NX
LOCAL BUS ACCELERATOR (LBX)
Y
Supports the Full 64-bit Pentium
É
Processor Data Bus at Frequencies up
to 66 MHz (82433LX and 82433NX)
Y
Drives 3.3V Signal Levels on the CPU
Data and Address Buses (82433NX)
Y
Provides a 64-Bit Interface to DRAM
and a 32-Bit Interface to PCI
Y
Five Integrated Write Posting and Read
Prefetch Buffers Increase CPU and PCI
Performance
Ð CPU-to-Memory Posted Write Buffer
4 Qwords Deep
Ð PCI-to-Memory Posted Write Buffer
Two Buffers, 4 Dwords Each
Ð PCI-to-Memory Read Prefetch Buffer
4 Qwords Deep
Ð CPU-to-PCI Posted Write Buffer
4 Dwords Deep
Ð CPU-to-PCI Read Prefetch Buffer
4 Dwords Deep
Y
CPU-to-Memory and CPU-to-PCI Write
Posting Buffers Accelerate Write
Performance
Y
Dual-Port Architecture Allows
Concurrent Operations on the Host and
PCI Buses
Y
Operates Synchronously to the CPU
and PCI Clocks
Y
Supports Burst Read and Writes of
Memory from the Host and PCI Buses
Y
Sequential CPU Writes to PCI
Converted to Zero Wait-State PCI
Bursts with Optional TRDY
Ý
Connection
Y
Byte Parity Support for the Host and
Memory Buses
Ð Optional Parity Generation for Host
to Memory Transfers
Ð Optional Parity Checking for the
Secondary Cache
Ð Parity Checking for Host and PCI
Memory Reads
Ð Parity Generation for PCI to Memory
Writes
Y
160-Pin QFP Package
Two 82433LX or 82433NX Local Bus Accelerator (LBX) components provide a 64-bit data path between the
host CPU/Cache and main memory, a 32-bit data path between the host CPU bus and PCI Local Bus, and a
32-bit data path between the PCI Local Bus and main memory. The dual-port architecture allows concurrent
operations on the host and PCI Buses. The LBXs incorporate three write posting buffers and two read prefetch
buffers to increase CPU and PCI performance. The LBX supports byte parity for the host and main memory
buses. The 82433NX is intended to be used with the 82434NX PCI/Cache/Memory Controller (PCMC). The
82433LX is intended to be used with the 82434LX PCMC. During bus operations between the host, main
memory and PCI, the PCMC commands the LBXs to perform functions such as latching address and data,
merging data, and enabling output buffers. Together, these three components form a ‘‘Host Bridge’’ that
provides a full function dual-port data path interface, linking the host CPU and PCI bus to main memory.
This document describes both the 82433LX and 82433NX. Shaded areas, like this one, describe the
82433NX operations that differ from the 82433LX.
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价