• 当前位置:
  • 首页
  • >
  • PDF资料
  • >
  • 80960JD-50 PDF文件及第1页内容在线浏览

80960JD-50

80960JD-50首页预览图
型号: 80960JD-50
PDF文件:
  • 80960JD-50 PDF文件
  • 80960JD-50 PDF在线浏览
功能描述: EMBEDDED 32-BIT MICROPROCESSOR
PDF文件大小: 2306.91 Kbytes
PDF页数: 共94页
制造商: INTEL[Intel Corporation]
制造商LOGO: INTEL[Intel Corporation] LOGO
制造商网址: http://www.intel.com
捡单宝80960JD-50
PDF页面索引
120%
Information in this document is provided solely to enable use of Intel products. Intel assumes no liability whatsoever, including infringement of any
patent or copyright, for sale and use of Intel products except as provided in Intel’s Terms and Conditions of Sale for such products. Information
contained herein supersedes previously published specifications on these devices from Intel.
© INTEL CORPORATION, 1995 September 1995 Order Number: 272596-002
A PRELIMINARY
80960JD
EMBEDDED 32-BIT MICROPROCESSOR
Figure 1. 80960JD Microprocessor
Pin/Code Compatible with all 80960Jx
Processors
High-Performance Embedded Architecture
One Instruction/Clock Execution
Core Clock Rate is 2x the Bus Clock
Load/Store Programming Model
Sixteen 32-Bit Global Registers
Sixteen 32-Bit Local Registers (8 sets)
Nine Addressing Modes
User/Supervisor Protection Model
Two-Way Set Associative Instruction Cache
80960JD - 4 Kbyte
Programmable Cache Locking
Mechanism
Direct Mapped Data Cache
80960JD - 2 Kbyte
Write Through Operation
On-Chip Stack Frame Cache
Seven Register Sets Can Be Saved
Automatic Allocation on Call/Return
0-7 Frames Reserved for High-Priority
Interrupts
On-Chip Data RAM
1 Kbyte Critical Variable Storage
Single-Cycle Access
High Bandwidth Burst Bus
32-Bit Multiplexed Address/Data
Programmable Memory Configuration
Selectable 8-, 16-, 32-Bit Bus Widths
Supports Unaligned Accesses
Big or Little Endian Byte Ordering
New Instructions
Conditional Add, Subtract and Select
Processor Management
High-Speed Interrupt Controller
31 Programmable Priorities
Eight Maskable Pins plus NMI
Up to 240 Vectors in Expanded Mode
Two On-Chip Timers
Independent 32-Bit Counting
Clock Prescaling by 1, 2, 4 or 8
lnternal Interrupt Sources
Halt Mode for Low Power
IEEE 1149.1 (JTAG) Boundary Scan
Compatibility
Packages
132-Lead Pin Grid Array (PGA)
132-Lead Plastic Quad Flat Pack (PQFP)
PIN 1
132
99
66
33
i960
®
i
M
i
© 19xx
M
© 19xx
A
A80960JD
NG80960JD
XXXXXXXXA2
XXXXXXXXA2
购买、咨询产品请填写询价信息:(3分钟左右您将得到回复)
询价型号*数量*批号封装品牌其它要求
删除
删除
删除
删除
删除
增加行数
  •  公司名:
  • *联系人:
  • *邮箱:
  • *电话:
  •  QQ:
  •  微信:

  • 关注官方微信

  • 联系我们
  • 电话:13714778017
  • 周一至周六:9:00-:18:00
  • 在线客服:

天天IC网由深圳市四方好讯科技有限公司独家运营

天天IC网 ( www.ttic.cc ) 版权所有©2014-2023 粤ICP备15059004号

因腾讯功能限制,可能无法唤起QQ临时会话,(点此复制QQ,添加好友),建议您使用TT在线询价。

继续唤起QQ 打开TT询价